JPH0517577B2 - - Google Patents

Info

Publication number
JPH0517577B2
JPH0517577B2 JP57113470A JP11347082A JPH0517577B2 JP H0517577 B2 JPH0517577 B2 JP H0517577B2 JP 57113470 A JP57113470 A JP 57113470A JP 11347082 A JP11347082 A JP 11347082A JP H0517577 B2 JPH0517577 B2 JP H0517577B2
Authority
JP
Japan
Prior art keywords
control register
instruction
wcr
firmware
real
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57113470A
Other languages
English (en)
Japanese (ja)
Other versions
JPS593642A (ja
Inventor
Toshio Matsumoto
Motokazu Kato
Kyosumi Sato
Yoshihiro Mizushima
Katsumi Oonishi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57113470A priority Critical patent/JPS593642A/ja
Priority to KR1019830002921A priority patent/KR890000100B1/ko
Priority to CA000431511A priority patent/CA1200319A/en
Priority to BR8303527A priority patent/BR8303527A/pt
Priority to AU16409/83A priority patent/AU546572B2/en
Priority to US06/509,609 priority patent/US4623962A/en
Priority to ES523751A priority patent/ES523751A0/es
Priority to DE8383303789T priority patent/DE3379848D1/de
Priority to EP83303789A priority patent/EP0098172B1/en
Publication of JPS593642A publication Critical patent/JPS593642A/ja
Publication of JPH0517577B2 publication Critical patent/JPH0517577B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30138—Extension of register space, e.g. register cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
JP57113470A 1982-06-30 1982-06-30 制御レジスタ処理方式 Granted JPS593642A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP57113470A JPS593642A (ja) 1982-06-30 1982-06-30 制御レジスタ処理方式
KR1019830002921A KR890000100B1 (ko) 1982-06-30 1983-06-28 제어 레지스터 처리방식
CA000431511A CA1200319A (en) 1982-06-30 1983-06-29 Register control processing system
BR8303527A BR8303527A (pt) 1982-06-30 1983-06-30 Sistema de processamento de controle de registro
AU16409/83A AU546572B2 (en) 1982-06-30 1983-06-30 Register control
US06/509,609 US4623962A (en) 1982-06-30 1983-06-30 Register control processing system
ES523751A ES523751A0 (es) 1982-06-30 1983-06-30 Sistema de proceso de control de registro.
DE8383303789T DE3379848D1 (en) 1982-06-30 1983-06-30 Register control processing system
EP83303789A EP0098172B1 (en) 1982-06-30 1983-06-30 Register control processing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57113470A JPS593642A (ja) 1982-06-30 1982-06-30 制御レジスタ処理方式

Publications (2)

Publication Number Publication Date
JPS593642A JPS593642A (ja) 1984-01-10
JPH0517577B2 true JPH0517577B2 (enExample) 1993-03-09

Family

ID=14613061

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57113470A Granted JPS593642A (ja) 1982-06-30 1982-06-30 制御レジスタ処理方式

Country Status (9)

Country Link
US (1) US4623962A (enExample)
EP (1) EP0098172B1 (enExample)
JP (1) JPS593642A (enExample)
KR (1) KR890000100B1 (enExample)
AU (1) AU546572B2 (enExample)
BR (1) BR8303527A (enExample)
CA (1) CA1200319A (enExample)
DE (1) DE3379848D1 (enExample)
ES (1) ES523751A0 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5960652A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd デ−タ処理装置
US5249266A (en) * 1985-10-22 1993-09-28 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5140687A (en) * 1985-10-22 1992-08-18 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5293631A (en) * 1991-08-06 1994-03-08 Hewlett-Packard Company Analysis and optimization of array variables in compiler for instruction level parallel processor
US5666556A (en) * 1993-12-30 1997-09-09 Intel Corporation Method and apparatus for redirecting register access requests wherein the register set is separate from a central processing unit
US5758117A (en) * 1995-12-14 1998-05-26 International Business Machines Corporation Method and system for efficiently utilizing rename buffers to reduce dispatch unit stalls in a superscalar processor
US6298435B1 (en) * 1996-04-16 2001-10-02 International Business Machines Corporation Methods and apparatus for exploiting virtual buffers to increase instruction parallelism in a pipelined processor
US6003126A (en) * 1997-07-01 1999-12-14 International Business Machines Special instruction register including allocation field utilized for temporary designation of physical registers as general registers
GB2460280A (en) * 2008-05-23 2009-11-25 Advanced Risc Mach Ltd Using a memory-abort register in the emulation of memory access operations
US9229745B2 (en) 2012-09-12 2016-01-05 International Business Machines Corporation Identifying load-hit-store conflicts
US10761983B2 (en) * 2017-11-14 2020-09-01 International Business Machines Corporation Memory based configuration state registers
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
US10901738B2 (en) * 2017-11-14 2021-01-26 International Business Machines Corporation Bulk store and load operations of configuration state registers
CN116226021B (zh) * 2023-05-06 2023-07-25 摩尔线程智能科技(北京)有限责任公司 数据收发方法、装置以及图形处理器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3701107A (en) 1970-10-01 1972-10-24 Rca Corp Computer with probability means to transfer pages from large memory to fast memory
US3902164A (en) 1972-07-21 1975-08-26 Ibm Method and means for reducing the amount of address translation in a virtual memory data processing system
US4010451A (en) 1972-10-03 1977-03-01 National Research Development Corporation Data structure processor
JPS5615066B2 (enExample) 1974-06-13 1981-04-08
US4351024A (en) * 1975-04-21 1982-09-21 Honeywell Information Systems Inc. Switch system base mechanism
JPS52149444A (en) 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
US4136385A (en) 1977-03-24 1979-01-23 International Business Machines Corporation Synonym control means for multiple virtual storage systems
JPS5439539A (en) * 1977-09-05 1979-03-27 Hitachi Ltd Data processor
US4355355A (en) 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
JPS5853079A (ja) 1981-09-25 1983-03-29 Fujitsu Ltd Ｓｔｏスタツク制御方式

Also Published As

Publication number Publication date
BR8303527A (pt) 1984-02-07
ES8405176A1 (es) 1984-05-16
EP0098172A2 (en) 1984-01-11
EP0098172A3 (en) 1985-10-09
KR890000100B1 (ko) 1989-03-07
JPS593642A (ja) 1984-01-10
EP0098172B1 (en) 1989-05-10
AU546572B2 (en) 1985-09-05
CA1200319A (en) 1986-02-04
US4623962A (en) 1986-11-18
DE3379848D1 (en) 1989-06-15
ES523751A0 (es) 1984-05-16
AU1640983A (en) 1984-01-05

Similar Documents

Publication Publication Date Title
US4074353A (en) Trap mechanism for a data processing system
US4347565A (en) Address control system for software simulation
US4975836A (en) Virtual computer system
US4494189A (en) Method and means for switching system control of CPUs
JP6807383B2 (ja) 転送プレフィックス命令
JPH0517577B2 (enExample)
JPS5960652A (ja) デ−タ処理装置
KR20000064489A (ko) 여러운영체제기술에서볼수없는상이한데이터형연산을수행하는방법
CN111857839B (zh) 一种基于Linux的PXI/PXIe总线设备驱动系统
US5003468A (en) Guest machine execution control system for virutal machine system
JP2000353092A (ja) 情報処理装置及びそのレジスタファイル切替方法
JPS6058487B2 (ja) デ−タ処理装置
JPS63268033A (ja) データ処理装置
US3781811A (en) Memory protective systems for computers
JP2798275B2 (ja) 仮想記憶アドレス空間アクセス制御方式
JPS62279438A (ja) トレ−ス回路
JPH0283749A (ja) マイクロプロセッサの内部割込み制御方式
JPS5918787B2 (ja) Ｔｌｂパ−テイシヨン方式
JPS6220034A (ja) プログラム状態語切換制御方式
JPH02310738A (ja) マイクロプロセッサｉｃ
SU849218A1 (ru) Устройство дл отладки программ
JPS6220032A (ja) 情報処理装置
JPH02211561A (ja) プロセッサ及びストアバッファ制御方法
JPH02272654A (ja) キャッシュメモリ装置
JPH0535499A (ja) データ処理装置及びデータ処理方法