ES523751A0 - Sistema de proceso de control de registro. - Google Patents

Sistema de proceso de control de registro.

Info

Publication number
ES523751A0
ES523751A0 ES523751A ES523751A ES523751A0 ES 523751 A0 ES523751 A0 ES 523751A0 ES 523751 A ES523751 A ES 523751A ES 523751 A ES523751 A ES 523751A ES 523751 A0 ES523751 A0 ES 523751A0
Authority
ES
Spain
Prior art keywords
control process
process system
registration control
registration
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
ES523751A
Other languages
English (en)
Other versions
ES8405176A1 (es
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of ES523751A0 publication Critical patent/ES523751A0/es
Publication of ES8405176A1 publication Critical patent/ES8405176A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30138—Extension of register space, e.g. register cache
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
ES523751A 1982-06-30 1983-06-30 Sistema de proceso de control de registro. Expired ES8405176A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57113470A JPS593642A (ja) 1982-06-30 1982-06-30 制御レジスタ処理方式

Publications (2)

Publication Number Publication Date
ES523751A0 true ES523751A0 (es) 1984-05-16
ES8405176A1 ES8405176A1 (es) 1984-05-16

Family

ID=14613061

Family Applications (1)

Application Number Title Priority Date Filing Date
ES523751A Expired ES8405176A1 (es) 1982-06-30 1983-06-30 Sistema de proceso de control de registro.

Country Status (9)

Country Link
US (1) US4623962A (es)
EP (1) EP0098172B1 (es)
JP (1) JPS593642A (es)
KR (1) KR890000100B1 (es)
AU (1) AU546572B2 (es)
BR (1) BR8303527A (es)
CA (1) CA1200319A (es)
DE (1) DE3379848D1 (es)
ES (1) ES8405176A1 (es)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5960652A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd デ−タ処理装置
US5249266A (en) * 1985-10-22 1993-09-28 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5140687A (en) * 1985-10-22 1992-08-18 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5293631A (en) * 1991-08-06 1994-03-08 Hewlett-Packard Company Analysis and optimization of array variables in compiler for instruction level parallel processor
US5666556A (en) * 1993-12-30 1997-09-09 Intel Corporation Method and apparatus for redirecting register access requests wherein the register set is separate from a central processing unit
US5758117A (en) * 1995-12-14 1998-05-26 International Business Machines Corporation Method and system for efficiently utilizing rename buffers to reduce dispatch unit stalls in a superscalar processor
US6298435B1 (en) * 1996-04-16 2001-10-02 International Business Machines Corporation Methods and apparatus for exploiting virtual buffers to increase instruction parallelism in a pipelined processor
US6003126A (en) * 1997-07-01 1999-12-14 International Business Machines Special instruction register including allocation field utilized for temporary designation of physical registers as general registers
GB2460280A (en) * 2008-05-23 2009-11-25 Advanced Risc Mach Ltd Using a memory-abort register in the emulation of memory access operations
US9229745B2 (en) 2012-09-12 2016-01-05 International Business Machines Corporation Identifying load-hit-store conflicts
US10761983B2 (en) * 2017-11-14 2020-09-01 International Business Machines Corporation Memory based configuration state registers
US10901738B2 (en) * 2017-11-14 2021-01-26 International Business Machines Corporation Bulk store and load operations of configuration state registers
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
CN116226021B (zh) * 2023-05-06 2023-07-25 摩尔线程智能科技(北京)有限责任公司 数据收发方法、装置以及图形处理器

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4351024A (en) * 1975-04-21 1982-09-21 Honeywell Information Systems Inc. Switch system base mechanism
JPS5439539A (en) * 1977-09-05 1979-03-27 Hitachi Ltd Data processor

Also Published As

Publication number Publication date
US4623962A (en) 1986-11-18
EP0098172A3 (en) 1985-10-09
KR890000100B1 (ko) 1989-03-07
BR8303527A (pt) 1984-02-07
EP0098172B1 (en) 1989-05-10
AU1640983A (en) 1984-01-05
CA1200319A (en) 1986-02-04
AU546572B2 (en) 1985-09-05
ES8405176A1 (es) 1984-05-16
JPH0517577B2 (es) 1993-03-09
JPS593642A (ja) 1984-01-10
DE3379848D1 (en) 1989-06-15
EP0098172A2 (en) 1984-01-11

Similar Documents

Publication Publication Date Title
ES522470A0 (es) Sistema controlado por programa.
ES508815A0 (es) "sistema de control de proceso distribuido".
BR8105672A (pt) Sistema de registro de eventos
IT8121522A0 (it) Sistema di videocontrollo.
DE3380988D1 (de) Antiblockierregelsystem.
BR8301122A (pt) Sistema de elevador
ES539203A0 (es) Sistema de control de traslacion de direcciones
BR8503638A (pt) Sistema de registro
BR8204623A (pt) Sistema estabelecedor de modalidade
ES521783A0 (es) Sistema de frenado hidroneumatico.
BR8305653A (pt) Sistema de controle de assinante
ES2020217B3 (es) Sistema de control electrico.
BR8301151A (pt) Sistema de elevador
IT8322087A0 (it) Sistema di controllo pneumatico.
ES523751A0 (es) Sistema de proceso de control de registro.
IT7921416A0 (it) Sistema di controllo per lampade ad elettroluminescenza.
IT7920452A0 (it) Sistema di controllo e registrazione di un veicolo.
BR8201403A (pt) Sistema de direcao
ES523596A0 (es) Sistema de procesado de datos.
IT8322923A0 (it) Sistema di sincronizzazione.
DE3382157D1 (de) Servomotor-regelsystem.
MX165062B (es) Sistema de elevador
IT8320762A0 (it) Sistema di controllo elettronico.
BR8306298A (pt) Sistema de aquecimento direto
IT8167676A0 (it) Sistema per la elaborazione disegnali

Legal Events

Date Code Title Description
FD1A Patent lapsed

Effective date: 19991108