KR890000100B1 - 제어 레지스터 처리방식 - Google Patents

제어 레지스터 처리방식 Download PDF

Info

Publication number
KR890000100B1
KR890000100B1 KR1019830002921A KR830002921A KR890000100B1 KR 890000100 B1 KR890000100 B1 KR 890000100B1 KR 1019830002921 A KR1019830002921 A KR 1019830002921A KR 830002921 A KR830002921 A KR 830002921A KR 890000100 B1 KR890000100 B1 KR 890000100B1
Authority
KR
South Korea
Prior art keywords
registers
register
control register
instruction
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
KR1019830002921A
Other languages
English (en)
Korean (ko)
Inventor
도시오 마쓰모도
모또가즈 가또오
기요스미 사또오
요시히로 미즈시마
가쓰미 오오니시
Original Assignee
후지쑤 가부시끼가이샤
야마모도 다꾸마
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 후지쑤 가부시끼가이샤, 야마모도 다꾸마 filed Critical 후지쑤 가부시끼가이샤
Application granted granted Critical
Publication of KR890000100B1 publication Critical patent/KR890000100B1/ko
Expired legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/3004—Arrangements for executing specific machine instructions to perform operations on memory
    • G06F9/30043—LOAD or STORE instructions; Clear instruction
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/30101—Special purpose registers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098—Register arrangements
    • G06F9/3012—Organisation of register space, e.g. banked or distributed register file
    • G06F9/30138—Extension of register space, e.g. register cache
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Memory System (AREA)
KR1019830002921A 1982-06-30 1983-06-28 제어 레지스터 처리방식 Expired KR890000100B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP57-113470 1982-06-30
JP57113470A JPS593642A (ja) 1982-06-30 1982-06-30 制御レジスタ処理方式

Publications (1)

Publication Number Publication Date
KR890000100B1 true KR890000100B1 (ko) 1989-03-07

Family

ID=14613061

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019830002921A Expired KR890000100B1 (ko) 1982-06-30 1983-06-28 제어 레지스터 처리방식

Country Status (9)

Country Link
US (1) US4623962A (enExample)
EP (1) EP0098172B1 (enExample)
JP (1) JPS593642A (enExample)
KR (1) KR890000100B1 (enExample)
AU (1) AU546572B2 (enExample)
BR (1) BR8303527A (enExample)
CA (1) CA1200319A (enExample)
DE (1) DE3379848D1 (enExample)
ES (1) ES523751A0 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5960652A (ja) * 1982-09-30 1984-04-06 Fujitsu Ltd デ−タ処理装置
US5249266A (en) * 1985-10-22 1993-09-28 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5140687A (en) * 1985-10-22 1992-08-18 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US5293631A (en) * 1991-08-06 1994-03-08 Hewlett-Packard Company Analysis and optimization of array variables in compiler for instruction level parallel processor
US5666556A (en) * 1993-12-30 1997-09-09 Intel Corporation Method and apparatus for redirecting register access requests wherein the register set is separate from a central processing unit
US5758117A (en) * 1995-12-14 1998-05-26 International Business Machines Corporation Method and system for efficiently utilizing rename buffers to reduce dispatch unit stalls in a superscalar processor
US6298435B1 (en) * 1996-04-16 2001-10-02 International Business Machines Corporation Methods and apparatus for exploiting virtual buffers to increase instruction parallelism in a pipelined processor
US6003126A (en) * 1997-07-01 1999-12-14 International Business Machines Special instruction register including allocation field utilized for temporary designation of physical registers as general registers
GB2460280A (en) * 2008-05-23 2009-11-25 Advanced Risc Mach Ltd Using a memory-abort register in the emulation of memory access operations
US9229745B2 (en) 2012-09-12 2016-01-05 International Business Machines Corporation Identifying load-hit-store conflicts
US10761983B2 (en) * 2017-11-14 2020-09-01 International Business Machines Corporation Memory based configuration state registers
US10592164B2 (en) 2017-11-14 2020-03-17 International Business Machines Corporation Portions of configuration state registers in-memory
US10901738B2 (en) * 2017-11-14 2021-01-26 International Business Machines Corporation Bulk store and load operations of configuration state registers
CN116226021B (zh) * 2023-05-06 2023-07-25 摩尔线程智能科技(北京)有限责任公司 数据收发方法、装置以及图形处理器

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3701107A (en) 1970-10-01 1972-10-24 Rca Corp Computer with probability means to transfer pages from large memory to fast memory
US3902164A (en) 1972-07-21 1975-08-26 Ibm Method and means for reducing the amount of address translation in a virtual memory data processing system
US4010451A (en) 1972-10-03 1977-03-01 National Research Development Corporation Data structure processor
JPS5615066B2 (enExample) 1974-06-13 1981-04-08
US4351024A (en) * 1975-04-21 1982-09-21 Honeywell Information Systems Inc. Switch system base mechanism
JPS52149444A (en) 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
US4136385A (en) 1977-03-24 1979-01-23 International Business Machines Corporation Synonym control means for multiple virtual storage systems
JPS5439539A (en) * 1977-09-05 1979-03-27 Hitachi Ltd Data processor
US4355355A (en) 1980-03-19 1982-10-19 International Business Machines Corp. Address generating mechanism for multiple virtual spaces
JPS5853079A (ja) 1981-09-25 1983-03-29 Fujitsu Ltd Ｓｔｏスタツク制御方式

Also Published As

Publication number Publication date
BR8303527A (pt) 1984-02-07
ES8405176A1 (es) 1984-05-16
EP0098172A2 (en) 1984-01-11
EP0098172A3 (en) 1985-10-09
JPS593642A (ja) 1984-01-10
JPH0517577B2 (enExample) 1993-03-09
EP0098172B1 (en) 1989-05-10
AU546572B2 (en) 1985-09-05
CA1200319A (en) 1986-02-04
US4623962A (en) 1986-11-18
DE3379848D1 (en) 1989-06-15
ES523751A0 (es) 1984-05-16
AU1640983A (en) 1984-01-05

Similar Documents

Publication Publication Date Title
US4434464A (en) Memory protection system for effecting alteration of protection information without intervention of control program
KR890000100B1 (ko) 제어 레지스터 처리방식
US5832513A (en) Detecting significant file system alterations during execution of a storage media software utility
US6779132B2 (en) Preserving dump capability after a fault-on-fault or related type failure in a fault tolerant computer system
JPH0883193A (ja) インサーキットエミュレータ
US6697971B1 (en) System and method for detecting attempts to access data residing outside of allocated memory
US6697959B2 (en) Fault handling in a data processing system utilizing a fault vector pointer table
US6687845B2 (en) Fault vector pointer table
CN114443418A (zh) 一种基于硬件虚拟化的riscv内存溢出漏洞检测方法及装置
JP3130798B2 (ja) バス転送装置
JP2664168B2 (ja) 情報処理装置の起動方法
EP0655686A1 (en) Retry control method and device for control processor
JPH10312307A (ja) コンピュータシステムに適用するエミュレータ
JPH03168845A (ja) 命令実行制御方式
JP2005327175A (ja) インサーキットエミュレータ装置およびスタックアクセス異常検知方法
JPS60193046A (ja) 命令例外検出方式
JPS6252334B2 (enExample)
JPH05265799A (ja) データ処理装置
JPS6158049A (ja) エラ−検出方式
JPH0476138B2 (enExample)
JPH04242455A (ja) プロセッサ間通信トレース回路
JPS6227421B2 (enExample)
JPH05334122A (ja) イベント検出回路
JPH02148340A (ja) 制御記憶書込み制御方式
JPH05216718A (ja) デバッグ方法

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

J2X1 Appeal (before the patent court)

Free format text: APPEAL AGAINST DECISION TO DECLINE REFUSAL

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

G160 Decision to publish patent application
PG1605 Publication of application before grant of patent

St.27 status event code: A-2-2-Q10-Q13-nap-PG1605

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

FPAY Annual fee payment

Payment date: 19960306

Year of fee payment: 8

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 19970308

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 19970308

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R13-asn-PN2301

St.27 status event code: A-5-5-R10-R11-asn-PN2301

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000