JPH049344B2 - - Google Patents
Info
- Publication number
- JPH049344B2 JPH049344B2 JP60184944A JP18494485A JPH049344B2 JP H049344 B2 JPH049344 B2 JP H049344B2 JP 60184944 A JP60184944 A JP 60184944A JP 18494485 A JP18494485 A JP 18494485A JP H049344 B2 JPH049344 B2 JP H049344B2
- Authority
- JP
- Japan
- Prior art keywords
- debugging
- cpu
- ram
- rom
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Debugging And Monitoring (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60184944A JPS6244845A (ja) | 1985-08-22 | 1985-08-22 | デバッグ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60184944A JPS6244845A (ja) | 1985-08-22 | 1985-08-22 | デバッグ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6244845A JPS6244845A (ja) | 1987-02-26 |
JPH049344B2 true JPH049344B2 (enrdf_load_stackoverflow) | 1992-02-19 |
Family
ID=16162082
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60184944A Granted JPS6244845A (ja) | 1985-08-22 | 1985-08-22 | デバッグ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6244845A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0518926U (ja) * | 1991-08-29 | 1993-03-09 | 三菱自動車工業株式会社 | ベルトラインインナウエザストリツプクリツプの取付構造 |
-
1985
- 1985-08-22 JP JP60184944A patent/JPS6244845A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6244845A (ja) | 1987-02-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5325512A (en) | Circuit emulator | |
US5109333A (en) | Data transfer control method and apparatus for co-processor system | |
KR970012145A (ko) | 데이타 프로세서와 그 작동 방법, 그 디버깅 작동 실행 방법 및 그 중단점 값 수정 방법 | |
JPH0258649B2 (enrdf_load_stackoverflow) | ||
US4926318A (en) | Micro processor capable of being connected with a coprocessor | |
JPH1078889A (ja) | マイクロコンピュータ | |
JP3380827B2 (ja) | エミュレータ装置 | |
AU714669B2 (en) | Peripheral device control | |
JPH049344B2 (enrdf_load_stackoverflow) | ||
JP3328867B2 (ja) | マルチプロセッサ演算装置、および該装置を有するプログラマブルコントローラ | |
JP2619416B2 (ja) | エミュレータ | |
JP2581080B2 (ja) | デバック用マイクロプロセッサ | |
KR950006585B1 (ko) | 마이크로프로그램 제어장치 및 그 제어방법 | |
JP2520158B2 (ja) | ディジタルシグナルプロセッサのデバッグ方式 | |
JPS6225334A (ja) | 命令処理方式 | |
JPH0259829A (ja) | マイクロコンピュータ | |
JP2926941B2 (ja) | 命令デコード装置 | |
JPH0721767B2 (ja) | エミュレーション方式 | |
JP2555912B2 (ja) | マイクロプロセッサ | |
JPH02207340A (ja) | エミュレーションシステム及びエミュレータ | |
JPS62248043A (ja) | マイクロコンピユ−タ・インストラクシヨン・フエツチ用メモリ切換回路 | |
JPS62269237A (ja) | デ−タプロセツサ | |
JPS62173543A (ja) | エミユレ−タ | |
JPS63106840A (ja) | デ−タ処理装置 | |
JPH03168845A (ja) | 命令実行制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |