JPH0492462A - 半導体装置 - Google Patents

半導体装置

Info

Publication number
JPH0492462A
JPH0492462A JP2208213A JP20821390A JPH0492462A JP H0492462 A JPH0492462 A JP H0492462A JP 2208213 A JP2208213 A JP 2208213A JP 20821390 A JP20821390 A JP 20821390A JP H0492462 A JPH0492462 A JP H0492462A
Authority
JP
Japan
Prior art keywords
semiconductor device
leads
power supply
lead
grounding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2208213A
Other languages
English (en)
Other versions
JP2744685B2 (ja
Inventor
Kazunari Michii
一成 道井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP2208213A priority Critical patent/JP2744685B2/ja
Priority to FR9015784A priority patent/FR2665799B1/fr
Priority to US07/649,977 priority patent/US5105257A/en
Priority to DE4126043A priority patent/DE4126043C2/de
Publication of JPH0492462A publication Critical patent/JPH0492462A/ja
Application granted granted Critical
Publication of JP2744685B2 publication Critical patent/JP2744685B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49517Additional leads
    • H01L23/49527Additional leads the additional leads being a multilayer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49534Multi-layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/495Lead-frames or other flat leads
    • H01L23/49541Geometry of the lead-frame
    • H01L23/49558Insulating layers on lead frames, e.g. bridging members
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45139Silver (Ag) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/49105Connecting at different heights
    • H01L2224/49109Connecting at different heights outside the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49175Parallel arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30107Inductance

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。

Description

【発明の詳細な説明】 [産業上の利用分野] この発明は、半導体装置、特に、半導体素子等を樹脂封
止する樹脂封止型の半導体装置に関するものである。
し従来の技術] 第5図は従来の半導体装置を示す平面図であり、図にお
いて、半導体素子(1)はその周縁部に多数の電極(2
)を有し、ダイパッド(3)上に搭載されている。半導
体素子(1)の周囲には内部リード(4)が設けられて
おり、この内部リード(4)と半導体素子(1)の電極
(2)とは金属細線例えばAu線(5)によって接続さ
れている。上記半導体素子(1)、内部リード(4)等
の各部材は、内部リード(4)の外端部を残して封止樹
脂で封止され、パッケージ本体(6)となる、なお、第
5図においては、封止樹脂の図示は省略しである。
従来の半導体装置は上述したように精成され、半導体装
置の動作時には、半導体素子(1)から熱が発生し、こ
の熱は内部リード(4)及びバックージ本体(6)を通
して半導体装置の外部へ拡散する。
[発明が解決しようとする課題] 上述したような半導体装置では、内部リードく4)の数
が増加するとパッケージ本体(6)のサイズが大きくな
るため、パッケージ本体(6)内の内部リード(4)は
長くかつ細くなる。このため、接地リード及び電源リー
ドのインダクタンスが大きくなり、高速動作時にスイッ
チング雑音が発生し、誤動作が生じるという問題点があ
った。
また、ビン数が増加すると、半導体素子(1)が高集積
度化するため発熱量が大きくなるが、パッケージ本体(
6)を構成するエポキシ樹脂等は熱伝導率が低いので、
半導体素子(1)で発生した熱は効率良く外部へ放出さ
れずに半導体装置内に残ってしまう。このため、発熱量
の大きい半導体素子く1)を用いると、半導体素子(1
)が昇温しで誤動作を起こす等、半導体装置の信頼性が
低下するという問題点があった。
さらに、樹脂よりも熱伝導性が優れているセラミック材
で多層構造のパッケージ本体を形成した場合、半導体装
置の放熱性及び電気特性を向上させることはできるが、
セラミック材は著しく高価なために半導体装置の製造コ
ストが高くなるという問題点があった。
この発明は、このような問題点を解決するためになされ
たもので、電気特性及び放熱性が優れ、しかも安価な半
導体装置を得ることを目的とする。
[課題を解決するための手段] この発明に係る半導体装置は、パッケージ本体内に、放
熱体となる幅の広い電源リード及び接地リードを設けた
ものである。
[作 用] この発明においては、パッケージ本体内に面積の大きい
電源リードと接地リードが形成されているため、半導体
装置の電源系が低インダクタンスとなりその電気的特性
が改善されると共に、半導体素子で発生した熱は、電源
リード、接地リードに効率良く伝導して半導体装置の外
部へ放出される。
[実施例] 第1図はこの発明の一実施例による半導体装置を示す平
面図であり、(1〉、〈2)、(5)、(6)は上述し
た従来の半導体装置におけるものと全く同一である。こ
の図において、例えばCu材からなるリードフレームは
、接地リード(7)、電源り−ド(8)、信号リード(
9)及びリード(1o)からなる、さらに、リードフレ
ームは2層のリードで構成されており、第1層目のリー
ドは、パッケージ本体(6)内で幅広く広がって形成さ
れた接地り−ド(7)及び電源リード(8)と、これら
接地リード(7)及び電源リード(8)の外側に形成さ
れた信号リード(9)とからなる、また、第2層目のリ
ードは、半導体素子(1)の周囲に設けられた絶縁基板
(11)上に形成されているリード(1o)である。
接地リード(7)及び電源リード(8)は、半導体素子
(1)の放熱体となるように、パッケージ本体(6)内
で幅広い形状に形成されている。また、信号リード(9
)は接地リード(7)及び電源リード(8)の外周に多
数形成されており、信号リード(9)と半導体素子(1
)の電極〈2)とは、リード(10)及びAu線(5)
により接続されている。なお、第1図では封止樹脂(6
a)の図示は省略しである。
第2図は第1図に示した半導体装置の側面断面図であり
、例えばポリイミドテープからなる絶縁基板(11)上
に多数のリード(10)が形成されている状態を示して
いる。
第3図は第1図及び第2図に示した半導体装置のリード
(10)及び絶縁基板(11)を示す概略斜視図であり
、第4図は同じく接地リード(7)、電源リード(8)
及び信号リード(9)を示す概略斜視図である。これら
の図において、絶縁基板(11)上に形成されたリード
(10)の外端部は信号リード(9)に接続されている
。また、半導体素子(1)は接地リード(7)上に搭載
されており、半導体素子(1)の電極(2)はり−ド(
10)の内端部にAu1(5)を介して接続されている
。上記の各部材は、第2図に示すように、例えばエポキ
シ樹脂からなる封止樹脂(6a)により封止され、信号
リード(9)の一部が露出したパッケージ本体(6)と
なる。
上述したように構成された半導体装置においては、半導
体装置の動作時に半導体素子(1)で発生した熱は、主
として熱伝導性の優れた接地リード(7)及び電源リー
ド(8)に伝導され、さらに半導体装置の外部に効率良
く伝導される。このため、消費電力の大きいすなわち発
熱量の多い半導体素子(1)を適用することが可能とな
る。また、接地リード(7)及び[源リード(8)の面
積が大きいため、電源から接地に通り抜ける半導体装置
内の電源系のインダクタンスを小さくすることができる
[発明の効果] この発明は、以上説明したとおり、パッケージ本体内に
、放熱体となる幅の広い電源リード及び接地リードを設
けたので、放熱性、電気的特性に優れ、かつ安価な半導
体装置が得られるという効果を奏する。
【図面の簡単な説明】
第1図はこの発明の一実施例による半導体装置を示す平
面図、第2図は第1図に示した半導体装置の側面断面図
、第3図は第1図及び第2図に示した半導体装置のリー
ド及び絶縁基板を示す概略斜視図、第4図は第1図及び
第2図に示した半導体装置の接地リード、電源リード及
び信号リードを示す概略斜視図、第5図は従来の半導体
装置を示す平面図である。 図において、(1)は半導体素子、(2)は電極、(5
)はAu線、(6)はパッケージ本体、(6a)は封止
樹脂、(7)は接地リード、(8)は電源リード、くっ
)は信号リード、(10)はリード、(11)は絶縁基
板である。 なお、各図中、同一符号は同一または相当部分を示す。

Claims (1)

  1. 【特許請求の範囲】  パッケージ本体内で幅広く広がって形成された電源リ
    ードと、 この電源リードに隣接し、パッケージ本体内で幅広く広
    がって形成された接地リードと、 これら電源リード及び接地リードの外周に設けられた多
    数の信号リードと、 上記接地リード上に載置され、多数の電極を有する半導
    体素子と、 この半導体素子の周囲に設けられた絶縁基板と、この絶
    縁基板上に設けられ、その外端部が上記信号リードに接
    続された多数のリードと、 このリードの内端部と上記電極とを接続する金属細線と
    、 上記信号リードの一部及びその他の上記各部材を封止し
    てパッケージ本体を形成する封止樹脂とを備えたことを
    特徴とする半導体装置。
JP2208213A 1990-08-08 1990-08-08 半導体装置 Expired - Lifetime JP2744685B2 (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2208213A JP2744685B2 (ja) 1990-08-08 1990-08-08 半導体装置
FR9015784A FR2665799B1 (fr) 1990-08-08 1990-12-17 Dispositif semi-conducteur encapsule a evacuation thermique amelioree.
US07/649,977 US5105257A (en) 1990-08-08 1991-02-04 Packaged semiconductor device and semiconductor device packaging element
DE4126043A DE4126043C2 (de) 1990-08-08 1991-08-06 Gekapseltes Halbleiterbauelement

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2208213A JP2744685B2 (ja) 1990-08-08 1990-08-08 半導体装置

Publications (2)

Publication Number Publication Date
JPH0492462A true JPH0492462A (ja) 1992-03-25
JP2744685B2 JP2744685B2 (ja) 1998-04-28

Family

ID=16552551

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2208213A Expired - Lifetime JP2744685B2 (ja) 1990-08-08 1990-08-08 半導体装置

Country Status (4)

Country Link
US (1) US5105257A (ja)
JP (1) JP2744685B2 (ja)
DE (1) DE4126043C2 (ja)
FR (1) FR2665799B1 (ja)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2966067B2 (ja) * 1990-09-04 1999-10-25 新光電気工業株式会社 多層リードフレーム
JPH04280462A (ja) * 1991-03-08 1992-10-06 Mitsubishi Electric Corp リードフレームおよびこのリードフレームを使用した半導体装置
JPH05136327A (ja) * 1991-11-12 1993-06-01 Toshiba Corp 半導体パツケージ
DE69120282T2 (de) * 1991-12-19 1996-12-05 Ibm Ersetzungsverfahren für Chips
US5286999A (en) * 1992-09-08 1994-02-15 Texas Instruments Incorporated Folded bus bar leadframe
US5283717A (en) * 1992-12-04 1994-02-01 Sgs-Thomson Microelectronics, Inc. Circuit assembly having interposer lead frame
US5545923A (en) * 1993-10-22 1996-08-13 Lsi Logic Corporation Semiconductor device assembly with minimized bond finger connections
KR100253028B1 (ko) * 1994-11-10 2000-04-15 로데릭 더블류 루이스 반도체장치용다층리드프레임
US5965936A (en) 1997-12-31 1999-10-12 Micron Technology, Inc. Multi-layer lead frame for a semiconductor device
US5801440A (en) * 1995-10-10 1998-09-01 Acc Microelectronics Corporation Chip package board having utility rings
US5818102A (en) * 1995-12-29 1998-10-06 Lsi Logic Corporation System having integrated circuit package with lead frame having internal power and ground busses
US6054754A (en) 1997-06-06 2000-04-25 Micron Technology, Inc. Multi-capacitance lead frame decoupling device
US6159764A (en) * 1997-07-02 2000-12-12 Micron Technology, Inc. Varied-thickness heat sink for integrated circuit (IC) packages and method of fabricating IC packages
US6515359B1 (en) 1998-01-20 2003-02-04 Micron Technology, Inc. Lead frame decoupling capacitor semiconductor device packages including the same and methods
US6114756A (en) 1998-04-01 2000-09-05 Micron Technology, Inc. Interdigitated capacitor design for integrated circuit leadframes
US6069403A (en) * 1998-10-06 2000-05-30 Intersil Corporation Power module with lowered inductance and reduced voltage overshoots
US6894399B2 (en) 2001-04-30 2005-05-17 Intel Corporation Microelectronic device having signal distribution functionality on an interfacial layer thereof
US6888240B2 (en) * 2001-04-30 2005-05-03 Intel Corporation High performance, low cost microelectronic circuit package with interposer
US20020167804A1 (en) * 2001-05-14 2002-11-14 Intel Corporation Polymeric encapsulation material with fibrous filler for use in microelectronic circuit packaging
US7071024B2 (en) * 2001-05-21 2006-07-04 Intel Corporation Method for packaging a microelectronic device using on-die bond pad expansion
US7183658B2 (en) * 2001-09-05 2007-02-27 Intel Corporation Low cost microelectronic circuit package
USD721047S1 (en) * 2013-03-07 2015-01-13 Vlt, Inc. Semiconductor device
JP1563812S (ja) * 2016-04-11 2016-11-21
JP1577511S (ja) * 2016-11-15 2017-05-29
JP1580899S (ja) * 2016-11-15 2017-07-10
JP1725616S (ja) * 2022-02-25 2022-09-26 半導体モジュール

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4331831A (en) * 1980-11-28 1982-05-25 Bell Telephone Laboratories, Incorporated Package for semiconductor integrated circuits
JPS58107659A (ja) * 1981-12-21 1983-06-27 Seiko Keiyo Kogyo Kk Icの実装装置
US4774635A (en) * 1986-05-27 1988-09-27 American Telephone And Telegraph Company At&T Bell Laboratories Semiconductor package with high density I/O lead connection
US4891687A (en) * 1987-01-12 1990-01-02 Intel Corporation Multi-layer molded plastic IC package
GB2199988B (en) * 1987-01-12 1990-04-25 Intel Corp Multi-layer molded plastic ic package
JPH01124244A (ja) * 1987-11-09 1989-05-17 Nec Corp リードフレーム
US4972253A (en) * 1988-06-27 1990-11-20 Digital Equipment Corporation Programmable ceramic high performance custom package

Also Published As

Publication number Publication date
FR2665799B1 (fr) 1995-03-17
DE4126043C2 (de) 1998-04-09
FR2665799A1 (fr) 1992-02-14
US5105257A (en) 1992-04-14
DE4126043A1 (de) 1992-02-20
JP2744685B2 (ja) 1998-04-28

Similar Documents

Publication Publication Date Title
JPH0492462A (ja) 半導体装置
JPH02138761A (ja) 半導体装置
JPH09260550A (ja) 半導体装置
US6614660B1 (en) Thermally enhanced IC chip package
JPH0383368A (ja) 半導体装置
JPH0777258B2 (ja) 半導体装置
US4314270A (en) Hybrid thick film integrated circuit heat dissipating and grounding assembly
JPH02307251A (ja) 樹脂封止型半導体装置
JP2905609B2 (ja) 樹脂封止型半導体装置
JP2001358259A (ja) 半導体パッケージ
JPH04316357A (ja) 樹脂封止型半導体装置
JPH02278856A (ja) 半導体集積回路装置
JP2501950B2 (ja) 半導体装置
JPS6329413B2 (ja)
JPH03101256A (ja) 半導体装置
JPH06326236A (ja) 樹脂封止型半導体装置
JPH0521694A (ja) 半導体装置
CN116759399A (zh) 一种igbt封装结构、半导体器件及封装方法
JPH0697335A (ja) 半導体装置
JPH04320052A (ja) 半導体装置
JPH0677366A (ja) 半導体装置
JPH04133451A (ja) 半導体集積回路パッケージ
JP2606571B2 (ja) 半導体装置
JPS643060B2 (ja)
JPH01171251A (ja) ピングリッドアレーパッケージ