JPH0475541B2 - - Google Patents
Info
- Publication number
- JPH0475541B2 JPH0475541B2 JP59091493A JP9149384A JPH0475541B2 JP H0475541 B2 JPH0475541 B2 JP H0475541B2 JP 59091493 A JP59091493 A JP 59091493A JP 9149384 A JP9149384 A JP 9149384A JP H0475541 B2 JPH0475541 B2 JP H0475541B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- bits
- arithmetic unit
- counting
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000605 extraction Methods 0.000 claims description 7
- 238000010606 normalization Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 4
- 238000001514 detection method Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 239000000284 extract Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59091493A JPS60235239A (ja) | 1984-05-08 | 1984-05-08 | 浮動小数点加算回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59091493A JPS60235239A (ja) | 1984-05-08 | 1984-05-08 | 浮動小数点加算回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60235239A JPS60235239A (ja) | 1985-11-21 |
JPH0475541B2 true JPH0475541B2 (enrdf_load_stackoverflow) | 1992-12-01 |
Family
ID=14027933
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP59091493A Granted JPS60235239A (ja) | 1984-05-08 | 1984-05-08 | 浮動小数点加算回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60235239A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4849923A (en) * | 1986-06-27 | 1989-07-18 | Digital Equipment Corporation | Apparatus and method for execution of floating point operations |
GB2275355B (en) * | 1993-02-19 | 1997-06-18 | Motorola Inc | Detection of exponent underflow and overflow in a floating point adder |
-
1984
- 1984-05-08 JP JP59091493A patent/JPS60235239A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60235239A (ja) | 1985-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0644225B2 (ja) | 浮動小数点丸め正規化回路 | |
US5993051A (en) | Combined leading one and leading zero anticipator | |
JPH09212337A (ja) | 浮動小数点演算処理装置 | |
JPS584369B2 (ja) | デイジツトの有効性追跡装置 | |
JP3537378B2 (ja) | 加算器および集積回路 | |
JPH0475541B2 (enrdf_load_stackoverflow) | ||
EP0472030A2 (en) | Method and apparatus for modifying two's complement multiplier to perform unsigned magnitude multiplication | |
JPH09114641A (ja) | 最上位デジットを決定するための装置と方法 | |
CA1323106C (en) | Method and apparatus for a parallel carry generation adder | |
JPH0511980A (ja) | 桁あふれ検出方式とその回路 | |
JPS60235241A (ja) | 浮動小数点加算回路 | |
JPH0283728A (ja) | 浮動小数点乗算装置 | |
JPH0362124A (ja) | 加算回路 | |
JPS57196351A (en) | Floating point multiplying circuit | |
JPS61282928A (ja) | 浮動小数点演算装置 | |
JPS5960637A (ja) | 浮動小数点演算装置 | |
EP0137525A2 (en) | Arithmetic unit in data processing system with bit-extension circuitry | |
JPS6227864A (ja) | 累算回路 | |
JP2908231B2 (ja) | ベクトル演算装置 | |
JP2723707B2 (ja) | 正規化回路 | |
JPH0467652B2 (enrdf_load_stackoverflow) | ||
JPS55116143A (en) | Data processor | |
KR100431707B1 (ko) | 부동소수점연산에서의지수처리방법 | |
JPS61188624A (ja) | 固定小数点演算装置 | |
JPS6359170B2 (enrdf_load_stackoverflow) |