JPS6359170B2 - - Google Patents

Info

Publication number
JPS6359170B2
JPS6359170B2 JP58013460A JP1346083A JPS6359170B2 JP S6359170 B2 JPS6359170 B2 JP S6359170B2 JP 58013460 A JP58013460 A JP 58013460A JP 1346083 A JP1346083 A JP 1346083A JP S6359170 B2 JPS6359170 B2 JP S6359170B2
Authority
JP
Japan
Prior art keywords
adder
output
bits
sum
exponent
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58013460A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59139448A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58013460A priority Critical patent/JPS59139448A/ja
Publication of JPS59139448A publication Critical patent/JPS59139448A/ja
Publication of JPS6359170B2 publication Critical patent/JPS6359170B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G06F7/487—Multiplying; Dividing
    • G06F7/4876—Multiplying
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49905—Exception handling
    • G06F7/4991—Overflow or underflow
    • G06F7/49915—Mantissa overflow or underflow in handling floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/499—Denomination or exception handling, e.g. rounding or overflow
    • G06F7/49936—Normalisation mentioned as feature only

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
JP58013460A 1983-01-28 1983-01-28 浮動小数点乗算装置 Granted JPS59139448A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58013460A JPS59139448A (ja) 1983-01-28 1983-01-28 浮動小数点乗算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58013460A JPS59139448A (ja) 1983-01-28 1983-01-28 浮動小数点乗算装置

Publications (2)

Publication Number Publication Date
JPS59139448A JPS59139448A (ja) 1984-08-10
JPS6359170B2 true JPS6359170B2 (enrdf_load_stackoverflow) 1988-11-18

Family

ID=11833753

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58013460A Granted JPS59139448A (ja) 1983-01-28 1983-01-28 浮動小数点乗算装置

Country Status (1)

Country Link
JP (1) JPS59139448A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4879676A (en) * 1988-02-29 1989-11-07 Mips Computer Systems, Inc. Method and apparatus for precise floating point exceptions
JP3076046B2 (ja) * 1989-01-31 2000-08-14 日本電気株式会社 例外検出回路

Also Published As

Publication number Publication date
JPS59139448A (ja) 1984-08-10

Similar Documents

Publication Publication Date Title
US5993051A (en) Combined leading one and leading zero anticipator
EP0483864A2 (en) Hardware arrangement for floating-point addition and subtraction
JPH0776911B2 (ja) 浮動小数点演算装置
JPH02500551A (ja) 浮動小数点正規化予測のための装置及び方法
JP3178746B2 (ja) 浮動小数点数のためのフォーマット変換装置
JPS5776635A (en) Floating multiplying circuit
JPH02232723A (ja) ディジタルコンピュータ用パイプライン式浮動小数点加減算器
US5341319A (en) Method and apparatus for controlling a rounding operation in a floating point multiplier circuit
JPH09212337A (ja) 浮動小数点演算処理装置
JP3345894B2 (ja) 浮動小数点乗算器
US7290023B2 (en) High performance implementation of exponent adjustment in a floating point design
JP2511527B2 (ja) 浮動小数点演算器
EP0332215B1 (en) Operation circuit based on floating-point representation
JPS6359170B2 (enrdf_load_stackoverflow)
EP0273753B1 (en) Floating-point arithmetic apparatus
JPH0540605A (ja) 浮動小数点乗算装置
US6996591B2 (en) System and method to efficiently approximate the term 2x
JP3950920B2 (ja) 積和演算器及びデータ処理装置
JP2556171B2 (ja) 演算回路
JP3137131B2 (ja) 浮動小数点乗算器及び乗算方法
JP2998324B2 (ja) 正規化シフト装置および正規化シフト方法
Gopal Design and performance analysis of high throughput and low latency double precision floating point division on FPGA
JPH04132538U (ja) 浮動小数点演算回路
JPH05204606A (ja) 浮動小数点演算方式および装置
JPH0635676A (ja) 除算回路