JPS55116143A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS55116143A JPS55116143A JP2346479A JP2346479A JPS55116143A JP S55116143 A JPS55116143 A JP S55116143A JP 2346479 A JP2346479 A JP 2346479A JP 2346479 A JP2346479 A JP 2346479A JP S55116143 A JPS55116143 A JP S55116143A
- Authority
- JP
- Japan
- Prior art keywords
- quotient
- correction
- control part
- multiplication
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE: To make it possible to find an accurate quotient at a high speed by performing a process by providing a method of judging whether the quotient should be corrected or not to a division system which finds an approximate solution by repeating multiplication.
CONSTITUTION: An approximate solution n-bit more than m-bits, the number of effective digit needed for a quotient, is found by repeating multiplication and then inputted to output register 9. Then, n-bits of register 9 are inputted to correction decision circuit 20 to check whether correction arithmetic of the quotient is required or not and the result is reported to correction arithmetic control circuit 21. When the correction is required, the contents of register 9 are outputted. Once the correction is judged to be required, circuit 21 actuates division control part 23 to performs the multiplication processing again, and consequently an approximate solution with a many number of effective digits to check the correction arithmetic of quotient Q is required or not. When the correction of quotient Q is judged to be needed, circuit 21 actuates input data control part 22, multiplication control part 24 and subtraction control part 25 to find the solution of dividend-Q divisor=R, so that Q when R≥0 or a value obtained by subtracting "1" from the lowest-order bit position of Q when R<0 will be outputted as the final quotient.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2346479A JPS55116143A (en) | 1979-03-02 | 1979-03-02 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2346479A JPS55116143A (en) | 1979-03-02 | 1979-03-02 | Data processor |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS55116143A true JPS55116143A (en) | 1980-09-06 |
JPS6129020B2 JPS6129020B2 (en) | 1986-07-03 |
Family
ID=12111234
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2346479A Granted JPS55116143A (en) | 1979-03-02 | 1979-03-02 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS55116143A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01266628A (en) * | 1988-01-29 | 1989-10-24 | Texas Instr Inc <Ti> | Apparatus and method for calculating division |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62160730U (en) * | 1986-04-01 | 1987-10-13 |
-
1979
- 1979-03-02 JP JP2346479A patent/JPS55116143A/en active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH01266628A (en) * | 1988-01-29 | 1989-10-24 | Texas Instr Inc <Ti> | Apparatus and method for calculating division |
JPH0749771A (en) * | 1988-01-29 | 1995-02-21 | Texas Instr Inc <Ti> | Method for rounding of approximate value |
Also Published As
Publication number | Publication date |
---|---|
JPS6129020B2 (en) | 1986-07-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH0644225B2 (en) | Floating point rounding normalization circuit | |
KR900010545A (en) | Calculation device and method | |
KR910001535A (en) | Multiplication Method and Circuit of Real-Time 2'S Complement Code Numeric Code in Digital Signal Processing System | |
US4441159A (en) | Digital adder circuit for binary-coded numbers of radix other than a power of two | |
JPS55116143A (en) | Data processor | |
US4823300A (en) | Performing binary multiplication using minimal path algorithm | |
US4173789A (en) | Multiplication control system | |
EP0361886A2 (en) | Improved floating point computation unit | |
GB1347832A (en) | Dividing device for normalizing and dividing decimal numbers | |
GB2039108A (en) | Decimal adder/subtractor | |
JPS54158830A (en) | High-speed arithmetic processing system | |
US7003540B2 (en) | Floating point multiplier for delimited operands | |
JP2645422B2 (en) | Floating point processor | |
JPH0772860B2 (en) | Calculation method | |
JPS54162936A (en) | Data processor | |
JPS5663649A (en) | Parallel multiplication apparatus | |
JPS59154542A (en) | Multiplying device | |
US5689721A (en) | Detecting overflow conditions for negative quotients in nonrestoring two's complement division | |
JPS60235241A (en) | Floating point adding circuit | |
JPS57196351A (en) | Floating point multiplying circuit | |
KR920006324B1 (en) | Optimization method of 2's complement code multplier | |
JPS5960637A (en) | Arithmetic device for floating decimal point | |
JP2723707B2 (en) | Normalization circuit | |
SU567172A1 (en) | Floating-point subtraction unit | |
SU817706A1 (en) | Device for dividing numbers without restoring remainder |