JPH0456492B2 - - Google Patents
Info
- Publication number
- JPH0456492B2 JPH0456492B2 JP58219859A JP21985983A JPH0456492B2 JP H0456492 B2 JPH0456492 B2 JP H0456492B2 JP 58219859 A JP58219859 A JP 58219859A JP 21985983 A JP21985983 A JP 21985983A JP H0456492 B2 JPH0456492 B2 JP H0456492B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- counter
- section
- memory section
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21985983A JPS60112322A (ja) | 1983-11-22 | 1983-11-22 | プログラマブルカウンタ |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP21985983A JPS60112322A (ja) | 1983-11-22 | 1983-11-22 | プログラマブルカウンタ |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS60112322A JPS60112322A (ja) | 1985-06-18 |
JPH0456492B2 true JPH0456492B2 (enrdf_load_stackoverflow) | 1992-09-08 |
Family
ID=16742172
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP21985983A Granted JPS60112322A (ja) | 1983-11-22 | 1983-11-22 | プログラマブルカウンタ |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS60112322A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2513179B2 (ja) * | 1985-12-25 | 1996-07-03 | 日本電気株式会社 | カウンタ付直列−並列変換回路 |
KR100429554B1 (ko) * | 2002-04-19 | 2004-05-03 | 주식회사 하이닉스반도체 | 프로그램 가능 카운터 회로 |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5798038A (en) * | 1980-12-12 | 1982-06-18 | Toshiba Corp | Decoding system for code |
-
1983
- 1983-11-22 JP JP21985983A patent/JPS60112322A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS60112322A (ja) | 1985-06-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2549601B2 (ja) | レジスタ制御回路 | |
JPH0456492B2 (enrdf_load_stackoverflow) | ||
JPS61200719A (ja) | プログラマブルロジツクアレイ回路 | |
EP0186866B1 (en) | Majority circuit | |
JP3459330B2 (ja) | 高速バレルシフタ | |
US6891771B2 (en) | Circuit and method for selecting an operational voltage mode in a semiconductor memory device | |
JPS6180341A (ja) | スタテツク・ランダム・アクセス・メモリ装置 | |
KR960012850B1 (ko) | 사용자 코드 부여 회로 | |
JP3389292B2 (ja) | 分周回路 | |
JPS59207743A (ja) | 汎用論理回路 | |
JPS5892054A (ja) | プログラマブル・チツプ・イネ−ブル回路 | |
JPS62104152A (ja) | 半導体装置 | |
JPS62272367A (ja) | 多ビツト表現構造を有する論理回路図 | |
JPH0133849B2 (enrdf_load_stackoverflow) | ||
KR930003415B1 (ko) | 병렬 데이타 출력회로 | |
JPS63151223A (ja) | デコ−ド回路 | |
JPS59161761A (ja) | デ−タ処理装置における状態設定回路 | |
JPH05189304A (ja) | 半導体記憶装置 | |
JPH02243975A (ja) | 集積回路 | |
JPH0522411B2 (enrdf_load_stackoverflow) | ||
JPS59221741A (ja) | 記憶用半導体装置 | |
JPS6143815A (ja) | 初期設定方式 | |
JPH0564361B2 (enrdf_load_stackoverflow) | ||
JPS63163527A (ja) | デ−タ詰め込み回路 | |
JPH0667974A (ja) | メモリアクセス回路 |