JPH0448012B2 - - Google Patents

Info

Publication number
JPH0448012B2
JPH0448012B2 JP59164523A JP16452384A JPH0448012B2 JP H0448012 B2 JPH0448012 B2 JP H0448012B2 JP 59164523 A JP59164523 A JP 59164523A JP 16452384 A JP16452384 A JP 16452384A JP H0448012 B2 JPH0448012 B2 JP H0448012B2
Authority
JP
Japan
Prior art keywords
storage means
output
transfer
data
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59164523A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6143033A (ja
Inventor
Shigenori Takegawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP59164523A priority Critical patent/JPS6143033A/ja
Publication of JPS6143033A publication Critical patent/JPS6143033A/ja
Publication of JPH0448012B2 publication Critical patent/JPH0448012B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/423—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with synchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
JP59164523A 1984-08-06 1984-08-06 デ−タ転送回路 Granted JPS6143033A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59164523A JPS6143033A (ja) 1984-08-06 1984-08-06 デ−タ転送回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59164523A JPS6143033A (ja) 1984-08-06 1984-08-06 デ−タ転送回路

Publications (2)

Publication Number Publication Date
JPS6143033A JPS6143033A (ja) 1986-03-01
JPH0448012B2 true JPH0448012B2 (enrdf_load_stackoverflow) 1992-08-05

Family

ID=15794778

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59164523A Granted JPS6143033A (ja) 1984-08-06 1984-08-06 デ−タ転送回路

Country Status (1)

Country Link
JP (1) JPS6143033A (enrdf_load_stackoverflow)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5466010A (en) * 1977-11-05 1979-05-28 Fujitsu Ltd Time adjustment circuit
GB2122252A (en) * 1982-06-21 1984-01-11 Froude Eng Ltd Stroboscopic engine fuel-injection timing

Also Published As

Publication number Publication date
JPS6143033A (ja) 1986-03-01

Similar Documents

Publication Publication Date Title
US5408641A (en) Programmable data transfer timing
JPS63239675A (ja) 半導体記憶装置
JPS63228206A (ja) クロツク分配方式
JPH0448012B2 (enrdf_load_stackoverflow)
JP2001159970A (ja) 装置間結合装置
JPS6386630A (ja) 並列伝送路におけるフレ−ム同期方式
JPH01162294A (ja) ダイナミックｒａｍ
JP2507879Y2 (ja) Ｉｃ試験装置
JP3013767B2 (ja) フレームタイミング位相調整回路
JPS6267654A (ja) デ−タ転送回路
JP2745775B2 (ja) 同期動作適合測定装置
KR100434309B1 (ko) 에뮬레이터 회로
JPS581917Y2 (ja) 複数記憶回路の位相同期回路
JPS63131735A (ja) 多重フレ−ムアライナ
JPS60229156A (ja) 共有メモリ装置
JPH0758950B2 (ja) フレームアライナ回路
JPS61285524A (ja) 論理回路出力伝送方式
JPH11110346A (ja) データ転送回路
JPH0744522B2 (ja) 位相同期回路
JPH04199314A (ja) Ｌｓｉ回路
JPH01256831A (ja) 送受信速度変換回路
JPS62219731A (ja) 位相同期検出回路
JPS6316329A (ja) 演算装置のデ−タ送出回路
JPH03216898A (ja) 集積回路
JPH028933A (ja) 半導体メモリ装置

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees