JPH0445983B2 - - Google Patents

Info

Publication number
JPH0445983B2
JPH0445983B2 JP58130093A JP13009383A JPH0445983B2 JP H0445983 B2 JPH0445983 B2 JP H0445983B2 JP 58130093 A JP58130093 A JP 58130093A JP 13009383 A JP13009383 A JP 13009383A JP H0445983 B2 JPH0445983 B2 JP H0445983B2
Authority
JP
Japan
Prior art keywords
lead
frame
leads
lead frame
plating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58130093A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6021551A (ja
Inventor
Masao Sekihashi
Masakatsu Ishida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP58130093A priority Critical patent/JPS6021551A/ja
Publication of JPS6021551A publication Critical patent/JPS6021551A/ja
Publication of JPH0445983B2 publication Critical patent/JPH0445983B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Lead Frames For Integrated Circuits (AREA)
JP58130093A 1983-07-15 1983-07-15 半導体パッケ−ジのリ−ド付方法 Granted JPS6021551A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58130093A JPS6021551A (ja) 1983-07-15 1983-07-15 半導体パッケ−ジのリ−ド付方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58130093A JPS6021551A (ja) 1983-07-15 1983-07-15 半導体パッケ−ジのリ−ド付方法

Publications (2)

Publication Number Publication Date
JPS6021551A JPS6021551A (ja) 1985-02-02
JPH0445983B2 true JPH0445983B2 (enrdf_load_stackoverflow) 1992-07-28

Family

ID=15025795

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58130093A Granted JPS6021551A (ja) 1983-07-15 1983-07-15 半導体パッケ−ジのリ−ド付方法

Country Status (1)

Country Link
JP (1) JPS6021551A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013200240A (ja) * 2012-03-26 2013-10-03 Panasonic Corp 角速度センサおよびその製造方法

Also Published As

Publication number Publication date
JPS6021551A (ja) 1985-02-02

Similar Documents

Publication Publication Date Title
US4827611A (en) Compliant S-leads for chip carriers
US4331831A (en) Package for semiconductor integrated circuits
KR100217528B1 (ko) 반도체 칩 패키지 및 그의 제조 방법
US5893725A (en) C4 substrate contact pad which has a layer of NI-B plating
JPWO1999035683A1 (ja) 半導体装置及びその製造方法並びに電子機器
JPH0332914B2 (enrdf_load_stackoverflow)
JPS61244057A (ja) 端子接続構造およびその接続方法
US6351883B1 (en) Self align leadframe having resilient carrier positioning means
JPH0445983B2 (enrdf_load_stackoverflow)
JPH0677631A (ja) チップ部品のアルミ基板への実装方法
JPH06342966A (ja) 電子回路モジュール
JPH07114216B2 (ja) フィルムキャリヤ型半導体装置の実装方法
JP3959883B2 (ja) 回路基板の接続構造
JP2644194B2 (ja) 半導体装置及びその製造方法
JP2789563B2 (ja) 集積回路装置
JPS6318335B2 (enrdf_load_stackoverflow)
JPH0837254A (ja) 電子回路装置
JP2731584B2 (ja) リードフレーム及びこれを用いた電子部品パッケージの製造方法
JP3258564B2 (ja) 半導体装置およびその製造方法
JPH0442934Y2 (enrdf_load_stackoverflow)
JP2616571B2 (ja) 半導体装置の製造方法
JPH06120396A (ja) 半導体装置
JPS5831420Y2 (ja) 半導体装置
JPH0629443A (ja) 混成集積回路の製造方法
JPH0327588A (ja) 回路基板の製造方法