JPH0445865B2 - - Google Patents
Info
- Publication number
- JPH0445865B2 JPH0445865B2 JP59050856A JP5085684A JPH0445865B2 JP H0445865 B2 JPH0445865 B2 JP H0445865B2 JP 59050856 A JP59050856 A JP 59050856A JP 5085684 A JP5085684 A JP 5085684A JP H0445865 B2 JPH0445865 B2 JP H0445865B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- data
- memory
- data memory
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59050856A JPS60195643A (ja) | 1984-03-19 | 1984-03-19 | デ−タ処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP59050856A JPS60195643A (ja) | 1984-03-19 | 1984-03-19 | デ−タ処理装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS60195643A JPS60195643A (ja) | 1985-10-04 |
| JPH0445865B2 true JPH0445865B2 (enrdf_load_html_response) | 1992-07-28 |
Family
ID=12870362
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP59050856A Granted JPS60195643A (ja) | 1984-03-19 | 1984-03-19 | デ−タ処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS60195643A (enrdf_load_html_response) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4935867A (en) * | 1986-03-04 | 1990-06-19 | Advanced Micro Devices, Inc. | Signal processor memory management unit with indirect addressing using selectable offsets and modulo values for indexed address calculations |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5725069A (en) * | 1980-07-21 | 1982-02-09 | Hitachi Ltd | Vector data processing equipment |
| DE3233791A1 (de) * | 1982-09-11 | 1984-03-15 | Robert Bosch Gmbh, 7000 Stuttgart | Vorrichtung zum abrufen und/oder zur optimierung von daten |
-
1984
- 1984-03-19 JP JP59050856A patent/JPS60195643A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS60195643A (ja) | 1985-10-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3303477A (en) | Apparatus for forming effective memory addresses | |
| US3760369A (en) | Distributed microprogram control in an information handling system | |
| KR840001728A (ko) | 마이크로 프로세서 | |
| JPH0644245B2 (ja) | ストアバッファ装置 | |
| JPS6049332B2 (ja) | マイクロプログラム制御方式 | |
| EP0068882B1 (en) | A crt display device with a picture-rearranging circuit | |
| US5355462A (en) | Processor data memory address generator | |
| JPS5911921B2 (ja) | 数値制御装置 | |
| JPH0445865B2 (enrdf_load_html_response) | ||
| US4644841A (en) | Electronic musical instrument | |
| JPS5834037B2 (ja) | アドレス計算装置 | |
| JPS6211736B2 (enrdf_load_html_response) | ||
| JP2504974B2 (ja) | シ−ケンサの高速演算処理方式 | |
| JP2595992B2 (ja) | 電子楽器 | |
| JPS6148174B2 (enrdf_load_html_response) | ||
| JP3531208B2 (ja) | ディジタル信号処理装置 | |
| SU1128253A1 (ru) | Устройство дл формировани адресов регистровой пам ти | |
| SU728129A1 (ru) | Устройство дл формировани исполнительных адресов цифровой вычислительной машины | |
| JP2895892B2 (ja) | データ処理装置 | |
| SU1126954A1 (ru) | Устройство дл формировани адреса буферной пам ти | |
| SU1553984A1 (ru) | Микропрограммный процессор | |
| SU654948A2 (ru) | Цифрова электронна вычислительна машина последовательного действи | |
| SU429425A1 (ru) | ВЫЧИСЛИТЕЛЬНОЕ УСТРОЙСТВО:,'-1-'''''Жt n^J-ЛП.»^-'-"'*'*''*'* | |
| SU734686A1 (ru) | Устройство дл формировани команд | |
| JP2810045B2 (ja) | 情報処理装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |