JPH0438016B2 - - Google Patents

Info

Publication number
JPH0438016B2
JPH0438016B2 JP23257784A JP23257784A JPH0438016B2 JP H0438016 B2 JPH0438016 B2 JP H0438016B2 JP 23257784 A JP23257784 A JP 23257784A JP 23257784 A JP23257784 A JP 23257784A JP H0438016 B2 JPH0438016 B2 JP H0438016B2
Authority
JP
Japan
Prior art keywords
flop
flip
signal
synchronization
synchronous
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP23257784A
Other languages
English (en)
Japanese (ja)
Other versions
JPS61110253A (ja
Inventor
Hiroshi Adachi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Fuji Facom Corp
Original Assignee
Fuji Electric Co Ltd
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd, Fuji Facom Corp filed Critical Fuji Electric Co Ltd
Priority to JP23257784A priority Critical patent/JPS61110253A/ja
Publication of JPS61110253A publication Critical patent/JPS61110253A/ja
Publication of JPH0438016B2 publication Critical patent/JPH0438016B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
JP23257784A 1984-11-05 1984-11-05 同期化回路 Granted JPS61110253A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23257784A JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23257784A JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Publications (2)

Publication Number Publication Date
JPS61110253A JPS61110253A (ja) 1986-05-28
JPH0438016B2 true JPH0438016B2 (enrdf_load_stackoverflow) 1992-06-23

Family

ID=16941528

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23257784A Granted JPS61110253A (ja) 1984-11-05 1984-11-05 同期化回路

Country Status (1)

Country Link
JP (1) JPS61110253A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0823859B2 (ja) * 1990-09-28 1996-03-06 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理システム

Also Published As

Publication number Publication date
JPS61110253A (ja) 1986-05-28

Similar Documents

Publication Publication Date Title
US4920540A (en) Fault-tolerant digital timing apparatus and method
JPH05289770A (ja) 同期装置及び同期方法
US4317053A (en) High speed synchronization circuit
JP2000261296A (ja) 非同期パルス信号を同期パルス信号に変換する同期素子
JPH03127526A (ja) 同期化装置
JPH0438016B2 (enrdf_load_stackoverflow)
US5487163A (en) Fast synchronization of asynchronous signals with a synchronous system
KR100223026B1 (ko) 동기화 회로
JP2510750B2 (ja) フォ―ルト・トレラント・システム及びその冗長系間の同期方法並びに多重化クロツク発振器
JPH063461B2 (ja) トリガ信号発生器及びトリガ信号発生方法
JPH05257565A (ja) データ処理回路配置
JP2801595B2 (ja) 並一直変換装置
CN105446445A (zh) 数字电路的重置方法及信号产生装置
JPH0282812A (ja) クロック切換方式
JPH01166633A (ja) ビット位相同期回路
JPS597973B2 (ja) デ−タ処理装置
JP3036223B2 (ja) クロック乗換回路
JP3930641B2 (ja) 現用系・予備系切替方法および切替装置
KR920005877B1 (ko) 시스템 프레임 신호 동기회로 및 제어방법
JPS62191910A (ja) クロツク制御方式
JPH05110394A (ja) クロツク送出回路
JPH02156743A (ja) フレーム同期保護方式
JPH0261818B2 (enrdf_load_stackoverflow)
JPH0344212A (ja) 論理パス多重化方式
JPH0223092B2 (enrdf_load_stackoverflow)