JPH0416437Y2 - - Google Patents
Info
- Publication number
- JPH0416437Y2 JPH0416437Y2 JP1985127619U JP12761985U JPH0416437Y2 JP H0416437 Y2 JPH0416437 Y2 JP H0416437Y2 JP 1985127619 U JP1985127619 U JP 1985127619U JP 12761985 U JP12761985 U JP 12761985U JP H0416437 Y2 JPH0416437 Y2 JP H0416437Y2
- Authority
- JP
- Japan
- Prior art keywords
- bonding
- bonding wire
- extraction electrode
- substrate
- semiconductor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 18
- 239000000758 substrate Substances 0.000 claims description 15
- 238000000605 extraction Methods 0.000 claims description 13
- 239000004020 conductor Substances 0.000 claims description 7
- 238000009434 installation Methods 0.000 claims description 2
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- PNEYBMLMFCGWSK-UHFFFAOYSA-N Alumina Chemical compound [O-2].[O-2].[O-2].[Al+3].[Al+3] PNEYBMLMFCGWSK-UHFFFAOYSA-N 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1515—Shape
- H01L2924/15153—Shape the die mounting substrate comprising a recess for hosting the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985127619U JPH0416437Y2 (cs) | 1985-08-21 | 1985-08-21 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1985127619U JPH0416437Y2 (cs) | 1985-08-21 | 1985-08-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6236535U JPS6236535U (cs) | 1987-03-04 |
JPH0416437Y2 true JPH0416437Y2 (cs) | 1992-04-13 |
Family
ID=31022543
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1985127619U Expired JPH0416437Y2 (cs) | 1985-08-21 | 1985-08-21 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0416437Y2 (cs) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58122763A (ja) * | 1982-01-14 | 1983-07-21 | Toshiba Corp | 樹脂封止型半導体装置 |
-
1985
- 1985-08-21 JP JP1985127619U patent/JPH0416437Y2/ja not_active Expired
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS58122763A (ja) * | 1982-01-14 | 1983-07-21 | Toshiba Corp | 樹脂封止型半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
JPS6236535U (cs) | 1987-03-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4410905A (en) | Power, ground and decoupling structure for chip carriers | |
GB1305412A (cs) | ||
JPS6244418B2 (cs) | ||
EP0393584A2 (en) | High frequency semiconductor device | |
JPH0416437Y2 (cs) | ||
JPH05335487A (ja) | 伝送回路素子 | |
JPH0716001B2 (ja) | 電界効果トランジスタおよびその製造方法 | |
JPS6362339A (ja) | 半導体装置 | |
JP2606487B2 (ja) | 半導体装置 | |
JPS6218747A (ja) | マイクロ波半導体装置 | |
JPH0436112Y2 (cs) | ||
JPS61104673A (ja) | 超高周波用電界効果トランジスタ装置 | |
JPH0719148Y2 (ja) | マイクロ波回路用パッケージ | |
JPS60144265U (ja) | 高周波実装基板 | |
JPS63160238A (ja) | 半導体装置 | |
JPS6035247Y2 (ja) | 半導体装置 | |
JPH04162729A (ja) | 電界効果トランジスタ | |
JPH0684895A (ja) | 半導体装置 | |
JPH05211279A (ja) | 混成集積回路 | |
JP2570638B2 (ja) | 半導体用パッケージ | |
JPS5929377Y2 (ja) | 高周波高出力トランジスタ装置 | |
JPS62109392A (ja) | 電子回路装置 | |
JPS62243370A (ja) | 高周波電界効果トランジスタ | |
JPH0363315B2 (cs) | ||
JPH06260857A (ja) | 半導体装置 |