JPH0379888B2 - - Google Patents
Info
- Publication number
- JPH0379888B2 JPH0379888B2 JP56046941A JP4694181A JPH0379888B2 JP H0379888 B2 JPH0379888 B2 JP H0379888B2 JP 56046941 A JP56046941 A JP 56046941A JP 4694181 A JP4694181 A JP 4694181A JP H0379888 B2 JPH0379888 B2 JP H0379888B2
- Authority
- JP
- Japan
- Prior art keywords
- phase
- signal
- input signal
- counter
- flip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000013078 crystal Substances 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000010355 oscillation Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
- H03L7/197—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division
- H03L7/199—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop a time difference being used for locking the loop, the counter counting between numbers which are variable in time or the frequency divider dividing by a factor variable in time, e.g. for obtaining fractional frequency division with reset of the frequency divider or the counter, e.g. for assuring initial synchronisation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56046941A JPS57162526A (en) | 1981-03-30 | 1981-03-30 | Phase synchronizing circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56046941A JPS57162526A (en) | 1981-03-30 | 1981-03-30 | Phase synchronizing circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS57162526A JPS57162526A (en) | 1982-10-06 |
| JPH0379888B2 true JPH0379888B2 (ru) | 1991-12-20 |
Family
ID=12761333
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56046941A Granted JPS57162526A (en) | 1981-03-30 | 1981-03-30 | Phase synchronizing circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS57162526A (ru) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0793573B2 (ja) * | 1984-08-27 | 1995-10-09 | ソニー株式会社 | Ｐｌｌ回路 |
| JPS61222320A (ja) * | 1985-03-27 | 1986-10-02 | Nec Corp | 磁気記録再生装置の位相同期回路 |
| JPS61265934A (ja) * | 1985-05-21 | 1986-11-25 | Japan Radio Co Ltd | ビツト同期回路 |
| JPH04301926A (ja) * | 1991-03-28 | 1992-10-26 | Mitsubishi Electric Corp | Ｐｌｌ回路 |
-
1981
- 1981-03-30 JP JP56046941A patent/JPS57162526A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS57162526A (en) | 1982-10-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH03132117A (ja) | 位相周波数比較器 | |
| JPH0379888B2 (ru) | ||
| JP2610171B2 (ja) | 位相同期回路 | |
| US5917351A (en) | Relay-race FLL/PLL high-speed timing acquisition device | |
| JPH04260239A (ja) | タイミング抽出回路 | |
| US4547751A (en) | System for frequency modulation | |
| JPH08335932A (ja) | 局間クロック同期回路 | |
| JPS59202736A (ja) | 位相同期回路 | |
| JPH01198828A (ja) | フェーズロックドループ回路 | |
| JPS6187427A (ja) | フエ−ズロツクル−プ回路 | |
| JPS5912049B2 (ja) | Ｐｌｌ回路 | |
| JPS5936428A (ja) | 位相同期装置 | |
| JPH0346413A (ja) | 位相同期回路 | |
| JPS609204A (ja) | テレビジヨン信号の検波回路 | |
| JPH05206849A (ja) | Ｐｌｌ回路の自走周波数安定化回路及び方法 | |
| JPH03217124A (ja) | 位相同期回路 | |
| KR810000966B1 (ko) | 위상고정회로의 동기인입 영역을 확장하는 방법 | |
| JPS63116521A (ja) | 周波数−電圧変換器 | |
| JPH0865152A (ja) | 位相同期ループ回路 | |
| JP3101477B2 (ja) | Ｐｌｌ集積回路 | |
| JP2870222B2 (ja) | サブキャリア再生器 | |
| JPH03101311A (ja) | 位相同期発振回路 | |
| JPH0320180B2 (ru) | ||
| JPS5989036A (ja) | Ｐｌｌ回路 | |
| JPH0310431A (ja) | データ復調回路 |