JPH0376577B2 - - Google Patents
Info
- Publication number
- JPH0376577B2 JPH0376577B2 JP57226527A JP22652782A JPH0376577B2 JP H0376577 B2 JPH0376577 B2 JP H0376577B2 JP 57226527 A JP57226527 A JP 57226527A JP 22652782 A JP22652782 A JP 22652782A JP H0376577 B2 JPH0376577 B2 JP H0376577B2
- Authority
- JP
- Japan
- Prior art keywords
- thin film
- silicon
- etching
- group
- film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6704—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device
- H10D30/6706—Thin-film transistors [TFT] having supplementary regions or layers in the thin films or in the insulated bulk substrates for controlling properties of the device for preventing leakage current
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
- H10D30/6759—Silicon-on-sapphire [SOS] substrates
Landscapes
- Drying Of Semiconductors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57226527A JPS59119763A (ja) | 1982-12-25 | 1982-12-25 | 薄膜misトランジスタの形成方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57226527A JPS59119763A (ja) | 1982-12-25 | 1982-12-25 | 薄膜misトランジスタの形成方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59119763A JPS59119763A (ja) | 1984-07-11 |
JPH0376577B2 true JPH0376577B2 (enrdf_load_html_response) | 1991-12-05 |
Family
ID=16846523
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57226527A Granted JPS59119763A (ja) | 1982-12-25 | 1982-12-25 | 薄膜misトランジスタの形成方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59119763A (enrdf_load_html_response) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2782342B2 (ja) * | 1988-05-10 | 1998-07-30 | 大成建設株式会社 | 環境調節施設 |
JP2522041B2 (ja) * | 1989-04-21 | 1996-08-07 | 富士電機株式会社 | プラズマエッチング方法 |
-
1982
- 1982-12-25 JP JP57226527A patent/JPS59119763A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59119763A (ja) | 1984-07-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5578524A (en) | Fabrication process of a semiconductor device with a wiring structure | |
KR100655845B1 (ko) | 트렌치절연방법 | |
US5304510A (en) | Method of manufacturing a multilayered metallization structure in which the conductive layer and insulating layer are selectively deposited | |
EP0036573B1 (en) | Method for making a polysilicon conductor structure | |
US4363868A (en) | Process of producing semiconductor devices by forming a silicon oxynitride layer by a plasma CVD technique which is employed in a selective oxidation process | |
JPS6231506B2 (enrdf_load_html_response) | ||
JPS6072268A (ja) | バイポ−ラ・トランジスタ構造の製造方法 | |
JPH029122A (ja) | ポリシリコンを含む層状体のエッチング方法 | |
JP3414590B2 (ja) | 半導体装置の製造方法 | |
US4556585A (en) | Vertically isolated complementary transistors | |
JPH0376577B2 (enrdf_load_html_response) | ||
JPS59165434A (ja) | 半導体装置の製造方法 | |
US5747357A (en) | Modified poly-buffered isolation | |
KR950009888B1 (ko) | 반도체장치의 제조방법 | |
JPH06112192A (ja) | 半導体装置の製造方法 | |
JP2976442B2 (ja) | 絶縁膜の形成方法 | |
KR100256237B1 (ko) | 콘택홀 형성방법 | |
JP2702007B2 (ja) | 半導体装置の製造方法 | |
KR100212014B1 (ko) | 반도체 소자의 비피에스지막 형성방법 | |
JPS5931215B2 (ja) | 絶縁層の形成方法 | |
KR20020010816A (ko) | 반도체소자의 콘택 형성 방법 | |
JPS5968950A (ja) | 半導体装置の製造方法 | |
JPH0531825B2 (enrdf_load_html_response) | ||
JPS6320018B2 (enrdf_load_html_response) | ||
JPH11233762A (ja) | 半導体装置およびその製造方法 |