JPH0363109B2 - - Google Patents
Info
- Publication number
- JPH0363109B2 JPH0363109B2 JP57010309A JP1030982A JPH0363109B2 JP H0363109 B2 JPH0363109 B2 JP H0363109B2 JP 57010309 A JP57010309 A JP 57010309A JP 1030982 A JP1030982 A JP 1030982A JP H0363109 B2 JPH0363109 B2 JP H0363109B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- information processing
- processing device
- output
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Multi Processors (AREA)
Priority Applications (9)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57010309A JPS58127249A (ja) | 1982-01-26 | 1982-01-26 | デ−タ流量制御回路 |
| EP85110111A EP0176712B1 (en) | 1981-10-22 | 1982-10-22 | Data-processing system comprising a host processor and data-driven modules |
| DE8585110112T DE3280280D1 (de) | 1981-10-22 | 1982-10-22 | Datenverarbeitungsgeraet fuer die verarbeitung mit hohen geschwindigkeiten. |
| DE8585110111T DE3280281D1 (de) | 1981-10-22 | 1982-10-22 | Datenverarbeitungssystem mit hauptprozessor und datengesteuerten modulen. |
| DE8282109783T DE3275139D1 (en) | 1981-10-22 | 1982-10-22 | Data processing machine suitable for high-speed processing |
| EP82109783A EP0078034B1 (en) | 1981-10-22 | 1982-10-22 | Data processing machine suitable for high-speed processing |
| US06/436,130 US4594653A (en) | 1981-10-22 | 1982-10-22 | Data processing machine suitable for high-speed processing |
| EP85110112A EP0172522B1 (en) | 1981-10-22 | 1982-10-22 | Data processing machine suitable for high-speed processing |
| US06/808,192 US4674034A (en) | 1981-10-22 | 1985-12-12 | Data processing machine suitable for high-speed processing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57010309A JPS58127249A (ja) | 1982-01-26 | 1982-01-26 | デ−タ流量制御回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS58127249A JPS58127249A (ja) | 1983-07-29 |
| JPH0363109B2 true JPH0363109B2 (OSRAM) | 1991-09-30 |
Family
ID=11746641
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP57010309A Granted JPS58127249A (ja) | 1981-10-22 | 1982-01-26 | デ−タ流量制御回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS58127249A (OSRAM) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2748359B2 (ja) * | 1986-08-01 | 1998-05-06 | 株式会社日立製作所 | 並列プロセッサシステムおよび並列プロセッサによる複数の命令列の実行方法 |
-
1982
- 1982-01-26 JP JP57010309A patent/JPS58127249A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS58127249A (ja) | 1983-07-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5829197A (ja) | 動的メモリのリフレツシユ回路 | |
| JPS63278136A (ja) | 演算回路 | |
| CN107357745A (zh) | 具有算术单元的dma控制器 | |
| US5146572A (en) | Multiple data format interface | |
| JPH0363109B2 (OSRAM) | ||
| US4180855A (en) | Direct memory access expander unit for use with a microprocessor | |
| JP3483312B2 (ja) | バス調停装置 | |
| JPS62252584A (ja) | デイスクユニツト制御装置 | |
| JPH01173245A (ja) | 無応答検出回路 | |
| JP2688245B2 (ja) | Dma制御装置 | |
| JP3405794B2 (ja) | マルチプロセッサシステム | |
| US5497481A (en) | Microcomputer computer system having plural programmable timers and preventing memory access operations from interfering with timer start requests | |
| JPS61236094A (ja) | 直列デ−タ入力メモリ | |
| JP2566139B2 (ja) | バスインタフエ−ス回路 | |
| JPS6249537A (ja) | デ−タバツフアコントロ−ラ | |
| JPH02226548A (ja) | 磁気ディスク装置 | |
| JPS63113750A (ja) | 情報処理システム | |
| JPS6160472B2 (OSRAM) | ||
| JPH05151153A (ja) | 優先制御方式 | |
| JPH10214237A (ja) | バス制御装置 | |
| JPH02114362A (ja) | 並列演算装置 | |
| JPH08179998A (ja) | 多段ハードウエアタイマ | |
| JPS58217034A (ja) | デ−タ処理装置 | |
| JPH01206451A (ja) | 並列処理システム | |
| JPH02299054A (ja) | 複数のfifo情報格納装置における優先順位管理方式 |