JPS58127249A - デ−タ流量制御回路 - Google Patents

デ−タ流量制御回路

Info

Publication number
JPS58127249A
JPS58127249A JP57010309A JP1030982A JPS58127249A JP S58127249 A JPS58127249 A JP S58127249A JP 57010309 A JP57010309 A JP 57010309A JP 1030982 A JP1030982 A JP 1030982A JP S58127249 A JPS58127249 A JP S58127249A
Authority
JP
Japan
Prior art keywords
data
identifier
information processing
line
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP57010309A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0363109B2 (OSRAM
Inventor
Tsutomu Tenma
天満　勉
Masao Iwashita
岩下　正雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, Nippon Electric Co Ltd filed Critical NEC Corp
Priority to JP57010309A priority Critical patent/JPS58127249A/ja
Priority to EP82109783A priority patent/EP0078034B1/en
Priority to DE8585110112T priority patent/DE3280280D1/de
Priority to DE8585110111T priority patent/DE3280281D1/de
Priority to DE8282109783T priority patent/DE3275139D1/de
Priority to EP85110111A priority patent/EP0176712B1/en
Priority to US06/436,130 priority patent/US4594653A/en
Priority to EP85110112A priority patent/EP0172522B1/en
Publication of JPS58127249A publication Critical patent/JPS58127249A/ja
Priority to US06/808,192 priority patent/US4674034A/en
Publication of JPH0363109B2 publication Critical patent/JPH0363109B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
    • G06F9/4494—Execution paradigms, e.g. implementations of programming paradigms data driven

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Multi Processors (AREA)
JP57010309A 1981-10-22 1982-01-26 デ−タ流量制御回路 Granted JPS58127249A (ja)

Priority Applications (9)

Application Number Priority Date Filing Date Title
JP57010309A JPS58127249A (ja) 1982-01-26 1982-01-26 デ−タ流量制御回路
EP85110111A EP0176712B1 (en) 1981-10-22 1982-10-22 Data-processing system comprising a host processor and data-driven modules
DE8585110112T DE3280280D1 (de) 1981-10-22 1982-10-22 Datenverarbeitungsgeraet fuer die verarbeitung mit hohen geschwindigkeiten.
DE8585110111T DE3280281D1 (de) 1981-10-22 1982-10-22 Datenverarbeitungssystem mit hauptprozessor und datengesteuerten modulen.
DE8282109783T DE3275139D1 (en) 1981-10-22 1982-10-22 Data processing machine suitable for high-speed processing
EP82109783A EP0078034B1 (en) 1981-10-22 1982-10-22 Data processing machine suitable for high-speed processing
US06/436,130 US4594653A (en) 1981-10-22 1982-10-22 Data processing machine suitable for high-speed processing
EP85110112A EP0172522B1 (en) 1981-10-22 1982-10-22 Data processing machine suitable for high-speed processing
US06/808,192 US4674034A (en) 1981-10-22 1985-12-12 Data processing machine suitable for high-speed processing

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57010309A JPS58127249A (ja) 1982-01-26 1982-01-26 デ−タ流量制御回路

Publications (2)

Publication Number Publication Date
JPS58127249A true JPS58127249A (ja) 1983-07-29
JPH0363109B2 JPH0363109B2 (OSRAM) 1991-09-30

Family

ID=11746641

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57010309A Granted JPS58127249A (ja) 1981-10-22 1982-01-26 デ−タ流量制御回路

Country Status (1)

Country Link
JP (1) JPS58127249A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6337457A (ja) * 1986-08-01 1988-02-18 Hitachi Ltd 並列プロセッサシステムおよび並列プロセッサによる複数の命令列の実行方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6337457A (ja) * 1986-08-01 1988-02-18 Hitachi Ltd 並列プロセッサシステムおよび並列プロセッサによる複数の命令列の実行方法

Also Published As

Publication number Publication date
JPH0363109B2 (OSRAM) 1991-09-30

Similar Documents

Publication Publication Date Title
EP0359137B1 (en) Universal asynchronous receiver/transmitter
US5978872A (en) Method and system for concurrent computer transaction processing
US5199105A (en) Universal asynchronous receiver/transmitter
US5416909A (en) Input/output controller circuit using a single transceiver to serve multiple input/output ports and method therefor
US4628446A (en) Multichannel interface
US5446843A (en) Interface unit for dynamically configuring a buffer in different modes to store data transfers based upon different connection details of connected processing units
US5228130A (en) Multi-channel peripheral interface using selectively flaggable channel register sets for concurrent write in response to any selected channel register write instruction
JPH021652A (ja) 情報伝送方式
JPH01200459A (ja) メモリ・インターフエース機構
US4985890A (en) Data transmission unit
JP2758634B2 (ja) データ伝送装置
EP0034776A1 (en) Diagnostic circuit for PCM connection networks
JPS58127249A (ja) デ−タ流量制御回路
CN115495399A (zh) 一种分布式仲裁系统、方法、装置、存储介质及电子设备
EP0364720A1 (en) Technique for implementing byte-wide UART transfers on a 16-bit data bus
JPH02245860A (ja) アクセス制御装置、バスの遊休時間を最小化する方法、ｄｍａ制御装置、及びｄｍａデータ転送方法
JP2508327B2 (ja) 情報処理装置の障害検出方法及びその装置
US20240152477A1 (en) Distributed arbitration for shared data path
JPS63231665A (ja) バス有効利用方式
US6324591B1 (en) Method and device providing time synchronization between a processing unit and external means
JPS58129859A (ja) プロセス信号伝送方法
JPS6340511B2 (OSRAM)
JPS6278661A (ja) デ−タ転送装置
JPS5835422B2 (ja) デ−タ収録方式
JPS62293453A (ja) 多重バス方式デ−タ処理装置