JPH0359577B2 - - Google Patents

Info

Publication number
JPH0359577B2
JPH0359577B2 JP56102882A JP10288281A JPH0359577B2 JP H0359577 B2 JPH0359577 B2 JP H0359577B2 JP 56102882 A JP56102882 A JP 56102882A JP 10288281 A JP10288281 A JP 10288281A JP H0359577 B2 JPH0359577 B2 JP H0359577B2
Authority
JP
Japan
Prior art keywords
polysilicon layer
gate electrode
etching
insulating film
film
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56102882A
Other languages
English (en)
Japanese (ja)
Other versions
JPS584932A (ja
Inventor
Keiji Nishimoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP10288281A priority Critical patent/JPS584932A/ja
Publication of JPS584932A publication Critical patent/JPS584932A/ja
Publication of JPH0359577B2 publication Critical patent/JPH0359577B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/3213Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32135Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only
    • H01L21/32136Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas
    • H01L21/32137Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by vapour etching only using plasmas of silicon-containing layers

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Plasma & Fusion (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP10288281A 1981-06-30 1981-06-30 半導体装置の製造方法 Granted JPS584932A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10288281A JPS584932A (ja) 1981-06-30 1981-06-30 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10288281A JPS584932A (ja) 1981-06-30 1981-06-30 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS584932A JPS584932A (ja) 1983-01-12
JPH0359577B2 true JPH0359577B2 (enrdf_load_stackoverflow) 1991-09-11

Family

ID=14339233

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10288281A Granted JPS584932A (ja) 1981-06-30 1981-06-30 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS584932A (enrdf_load_stackoverflow)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59181539A (ja) * 1983-03-31 1984-10-16 Toshiba Corp 半導体装置の製造方法
JPS60735A (ja) * 1983-06-16 1985-01-05 Pioneer Electronic Corp 電極の形成方法
JPS6025249A (ja) * 1983-07-22 1985-02-08 Pioneer Electronic Corp 半導体装置の製造方法
US5316616A (en) * 1988-02-09 1994-05-31 Fujitsu Limited Dry etching with hydrogen bromide or bromine

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS50118673A (enrdf_load_stackoverflow) * 1974-03-01 1975-09-17
JPS5470771A (en) * 1977-11-16 1979-06-06 Cho Lsi Gijutsu Kenkyu Kumiai Dry etching method
JPS5487172A (en) * 1977-12-23 1979-07-11 Hitachi Ltd Manufacture for simiconductor device

Also Published As

Publication number Publication date
JPS584932A (ja) 1983-01-12

Similar Documents

Publication Publication Date Title
US4253888A (en) Pretreatment of photoresist masking layers resulting in higher temperature device processing
US4292156A (en) Method of manufacturing semiconductor devices
JPS6213814B2 (enrdf_load_stackoverflow)
JPS58202545A (ja) 半導体装置の製造方法
JPH0147020B2 (enrdf_load_stackoverflow)
US5264386A (en) Read only memory manufacturing method
JPH0359577B2 (enrdf_load_stackoverflow)
JPH032338B2 (enrdf_load_stackoverflow)
JPS6133253B2 (enrdf_load_stackoverflow)
JP3173114B2 (ja) 薄膜トランジスタ
JPH07273326A (ja) 半導体装置とその製造方法
JPS60219759A (ja) 半導体集積回路装置の製造方法
KR100267770B1 (ko) 반도체소자의산화막형성방법
KR0162144B1 (ko) 반도체 소자의 콘택홀 형성 방법
JPS603157A (ja) 半導体装置の製造方法
JPS6341224B2 (enrdf_load_stackoverflow)
JPS59182568A (ja) 絶縁ゲ−ト型電界効果半導体装置の製造方法
JPH04162537A (ja) 薄膜トランジスタの製造方法
JPH0318034A (ja) 半導体装置の製造方法
KR970002428B1 (ko) 반도체소자 제조방법
JPS594047A (ja) 半導体装置の製造方法
JPS6320383B2 (enrdf_load_stackoverflow)
KR0166845B1 (ko) 반도체 소자의 제조방법
JPH0373137B2 (enrdf_load_stackoverflow)
JPS6077460A (ja) 半導体装置の製造方法