JPH0352714B2 - - Google Patents

Info

Publication number
JPH0352714B2
JPH0352714B2 JP59195846A JP19584684A JPH0352714B2 JP H0352714 B2 JPH0352714 B2 JP H0352714B2 JP 59195846 A JP59195846 A JP 59195846A JP 19584684 A JP19584684 A JP 19584684A JP H0352714 B2 JPH0352714 B2 JP H0352714B2
Authority
JP
Japan
Prior art keywords
line
line memory
image data
odd
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59195846A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6174456A (ja
Inventor
Yoshuki Okada
Shigeru Yoshida
Tooru Sato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP59195846A priority Critical patent/JPS6174456A/ja
Publication of JPS6174456A publication Critical patent/JPS6174456A/ja
Publication of JPH0352714B2 publication Critical patent/JPH0352714B2/ja
Granted legal-status Critical Current

Links

JP59195846A 1984-09-20 1984-09-20 ブロツクラインメモリ制御方式 Granted JPS6174456A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59195846A JPS6174456A (ja) 1984-09-20 1984-09-20 ブロツクラインメモリ制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59195846A JPS6174456A (ja) 1984-09-20 1984-09-20 ブロツクラインメモリ制御方式

Publications (2)

Publication Number Publication Date
JPS6174456A JPS6174456A (ja) 1986-04-16
JPH0352714B2 true JPH0352714B2 (OSRAM) 1991-08-12

Family

ID=16347979

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59195846A Granted JPS6174456A (ja) 1984-09-20 1984-09-20 ブロツクラインメモリ制御方式

Country Status (1)

Country Link
JP (1) JPS6174456A (OSRAM)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01161588A (ja) * 1987-12-18 1989-06-26 Nec Corp 文字認識装置
JP2570815B2 (ja) * 1988-06-08 1997-01-16 日本電気株式会社 光学式文字認識装置

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6072372A (ja) * 1983-09-29 1985-04-24 Toshiba Corp 画信号供給装置

Also Published As

Publication number Publication date
JPS6174456A (ja) 1986-04-16

Similar Documents

Publication Publication Date Title
US4800440A (en) Digital image signal coding/decoding circuit with buffer memory storing reference line as compression codes
JPH0352714B2 (OSRAM)
US5825692A (en) Memory system and method for simultaneously reading and writing data
JPS6111845A (ja) 印字デ−タ制御装置
JP3167684B2 (ja) 小画面のためのコンテキスト発生回路及びその方法
JP4293503B2 (ja) 画像処理装置
JP2920641B2 (ja) 画像読取り装置
JPS6341276B2 (OSRAM)
JPH0317431B2 (OSRAM)
JPH05161094A (ja) デジタルビデオラインを記憶するためのプログラマブル装置
JPH05260451A (ja) 画像符号化処理用ｌｓｉ
JPS60197069A (ja) 文書表示変換方式
JP3221753B2 (ja) 画像読取装置
JPH0563959A (ja) 画像処理方法および装置
JP3313463B2 (ja) 画像処理装置
JP2955301B2 (ja) 画像処理方法
JPH01126687A (ja) 表示メモリ制御回路
JPH1040366A (ja) 画像処理装置
JPS63137376A (ja) 高速回転回路
JPS62199171A (ja) デイザ画像符号化方法
JPS5863283A (ja) 順序変換回路
JPH05207264A (ja) 縦横変換用画像メモリ装置
JPS617770A (ja) イメ−ジデ−タ制御方式
JPH0151228B2 (OSRAM)
JPH08163374A (ja) 画信号符号化装置