JPH035096B2 - - Google Patents

Info

Publication number
JPH035096B2
JPH035096B2 JP56140777A JP14077781A JPH035096B2 JP H035096 B2 JPH035096 B2 JP H035096B2 JP 56140777 A JP56140777 A JP 56140777A JP 14077781 A JP14077781 A JP 14077781A JP H035096 B2 JPH035096 B2 JP H035096B2
Authority
JP
Japan
Prior art keywords
signal
circuit
analog
supplied
input terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56140777A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5842317A (ja
Inventor
Atsushi Iwamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP56140777A priority Critical patent/JPS5842317A/ja
Priority to US06/414,912 priority patent/US4635037A/en
Publication of JPS5842317A publication Critical patent/JPS5842317A/ja
Publication of JPH035096B2 publication Critical patent/JPH035096B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/50—Analogue/digital converters with intermediate conversion to time interval

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP56140777A 1981-09-07 1981-09-07 アナログ／ディジタル変換回路 Granted JPS5842317A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP56140777A JPS5842317A (ja) 1981-09-07 1981-09-07 アナログ／ディジタル変換回路
US06/414,912 US4635037A (en) 1981-09-07 1982-09-03 Analog to digital converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56140777A JPS5842317A (ja) 1981-09-07 1981-09-07 アナログ／ディジタル変換回路

Related Child Applications (3)

Application Number Title Priority Date Filing Date
JP3677188A Division JPS63232527A (ja) 1988-02-19 1988-02-19 アナログ／ディジタル変換回路
JP23053890A Division JPH03113917A (ja) 1990-09-03 1990-09-03 アナログ／ディジタル変換回路
JP23053990A Division JPH03113918A (ja) 1990-09-03 1990-09-03 アナログ／ディジタル変換回路

Publications (2)

Publication Number Publication Date
JPS5842317A JPS5842317A (ja) 1983-03-11
JPH035096B2 true JPH035096B2 (en:Method) 1991-01-24

Family

ID=15276501

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56140777A Granted JPS5842317A (ja) 1981-09-07 1981-09-07 アナログ／ディジタル変換回路

Country Status (2)

Country Link
US (1) US4635037A (en:Method)
JP (1) JPS5842317A (en:Method)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4719591A (en) * 1985-11-07 1988-01-12 American Telephone And Telegraph Company, At&T Bell Labs. Optimization network for the decomposition of signals
JPH0717958Y2 (ja) * 1993-06-30 1995-04-26 昭和アルミニウム株式会社 熱交換器
US6411618B1 (en) * 1998-01-20 2002-06-25 Texas Instruments Incorporated Central office line card with code recognition for increasing data rates over PSTN
US6225936B1 (en) * 1999-06-04 2001-05-01 Trw Inc. Direct digital downconverter and method for converting an analog signal to a digital signal
US6775304B1 (en) * 2000-11-13 2004-08-10 Northrop Grumman Corporation Multi-channel implementation approach for superconducting digital router/signal processor
DE10341236B4 (de) * 2003-09-08 2006-07-13 Gude, Michael, Dr. Analog/Digital-Wandler

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US2930982A (en) * 1949-11-30 1960-03-29 Sun Oil Co Subtraction circuit
US3148366A (en) * 1962-12-24 1964-09-08 Ibm Analog to digital converter
US3478348A (en) * 1966-05-02 1969-11-11 Lindsay Molyneux Analogue to digital converter
US3555298A (en) * 1967-12-20 1971-01-12 Gen Electric Analog to pulse duration converter
US3666933A (en) * 1970-07-23 1972-05-30 Communications & Systems Inc Four quadrant multiplier using pulse width modulators and the digital exclusive-or
US3725905A (en) * 1971-08-02 1973-04-03 B Tunzi Monolithic analog-to-digital converter
US3801834A (en) * 1972-10-26 1974-04-02 Motorola Inc Analog to pulse width converter
JPS5376079A (en) * 1976-12-17 1978-07-06 Seiko Instr & Electronics Ltd Voltage detecting circuit
JPS558144A (en) * 1978-06-30 1980-01-21 Sanyo Electric Co Ltd Analog-digital conversion circuit

Also Published As

Publication number Publication date
JPS5842317A (ja) 1983-03-11
US4635037A (en) 1987-01-06

Similar Documents

Publication Publication Date Title
US4797585A (en) Pulse generating circuit in a semiconductor integrated circuit and a delay circuit therefor
US4365174A (en) Pulse counter type circuit for power-up indication
JP2570471B2 (ja) クロックドライバー回路
US4785262A (en) Pulse generator producing pulses having a width free from a power voltage and a threshold voltage of an inverter used therein
JPS5951177B2 (ja) オ−トクリア信号発生回路
US7816967B1 (en) System and method for compensating pulse generator for process and temperature variations
JPH0159772B2 (en:Method)
US3809926A (en) Window detector circuit
JPH035096B2 (en:Method)
EP0069444B1 (en) Trigger pulse generator
US3922569A (en) Potential detector
JPH0245373B2 (en:Method)
JPH0472912A (ja) パワーオンリセット回路
US3772535A (en) Accurate monostable multivibrator
JP2680592B2 (ja) パワーオンリセット回路
JP2874613B2 (ja) アナログ遅延回路
JPH03113917A (ja) アナログ／ディジタル変換回路
JPH03113918A (ja) アナログ／ディジタル変換回路
JPH04352513A (ja) ラッチ回路
JPS6134690B2 (en:Method)
JPS63232527A (ja) アナログ／ディジタル変換回路
JP2745697B2 (ja) 半導体集積回路
JPH05206812A (ja) パルス信号発生回路
JP2690512B2 (ja) 周波数てい倍回路
SU400997A1 (ru) Устройство задержки