JPH0349485Y2 - - Google Patents

Info

Publication number
JPH0349485Y2
JPH0349485Y2 JP15708785U JP15708785U JPH0349485Y2 JP H0349485 Y2 JPH0349485 Y2 JP H0349485Y2 JP 15708785 U JP15708785 U JP 15708785U JP 15708785 U JP15708785 U JP 15708785U JP H0349485 Y2 JPH0349485 Y2 JP H0349485Y2
Authority
JP
Japan
Prior art keywords
latch circuits
latch
circuit
output
nand gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15708785U
Other languages
English (en)
Japanese (ja)
Other versions
JPS6266443U (en:Method
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP15708785U priority Critical patent/JPH0349485Y2/ja
Publication of JPS6266443U publication Critical patent/JPS6266443U/ja
Application granted granted Critical
Publication of JPH0349485Y2 publication Critical patent/JPH0349485Y2/ja
Expired legal-status Critical Current

Links

Landscapes

  • Detection And Prevention Of Errors In Transmission (AREA)
  • Small-Scale Networks (AREA)
JP15708785U 1985-10-16 1985-10-16 Expired JPH0349485Y2 (en:Method)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15708785U JPH0349485Y2 (en:Method) 1985-10-16 1985-10-16

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15708785U JPH0349485Y2 (en:Method) 1985-10-16 1985-10-16

Publications (2)

Publication Number Publication Date
JPS6266443U JPS6266443U (en:Method) 1987-04-24
JPH0349485Y2 true JPH0349485Y2 (en:Method) 1991-10-22

Family

ID=31079310

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15708785U Expired JPH0349485Y2 (en:Method) 1985-10-16 1985-10-16

Country Status (1)

Country Link
JP (1) JPH0349485Y2 (en:Method)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6313446A (ja) * 1986-07-03 1988-01-20 Fujitsu Ltd デ−タ誤り訂正回路
JP2562703B2 (ja) * 1989-12-27 1996-12-11 株式会社小松製作所 直列制御装置のデータ入力制御装置

Also Published As

Publication number Publication date
JPS6266443U (en:Method) 1987-04-24

Similar Documents

Publication Publication Date Title
GB1420997A (en) Data processing systems
JPH0349485Y2 (en:Method)
US5585742A (en) Bus drivers using skew compensation delay circuits for enabling tristate output buffers
JPH0744537B2 (ja) ディジタル信号時間差補正回路
JPS63229906A (ja) デジタル受信フィルタ回路
JPH0546105Y2 (en:Method)
RU1824636C (ru) Устройство дл прерывани резервированной вычислительной системы
JPS5866445A (ja) 信号照合回路
SU1136166A2 (ru) Устройство дл контрол цифровых систем
SU1173533A1 (ru) Устройство подавлени помех в цифровом сигнале
JPS6133536A (ja) ハードウェア装置
JPS605492A (ja) 半導体メモリ装置のアドレスバツフア回路
SU922715A1 (ru) Устройство дл ввода информации
JPH0258441A (ja) ２線式双方向ディジタル伝送方式
SU798814A1 (ru) Устройство дл сравнени чисел
JP3355855B2 (ja) 通信データチェック回路
US5675774A (en) Circuit element on a single ended interconnection for generating a logical output finish/clock signal when detecting a state change to logical "1 or 0".
JPS5922975B2 (ja) 信号優先順位決定回路
JP3088144B2 (ja) Ｆｉｆｏリセット回路
SU1352491A1 (ru) Устройство дл свертки по модулю два с контролем
JP2709011B2 (ja) ボーレートクロック選択保護回路
JPH0424741B2 (en:Method)
JPS57162835A (en) Racing prevention system for signal processing system
JPS5981953A (ja) ノイズ防止回路
JPS6117173B2 (en:Method)