JPH0345538B2 - - Google Patents

Info

Publication number
JPH0345538B2
JPH0345538B2 JP58033771A JP3377183A JPH0345538B2 JP H0345538 B2 JPH0345538 B2 JP H0345538B2 JP 58033771 A JP58033771 A JP 58033771A JP 3377183 A JP3377183 A JP 3377183A JP H0345538 B2 JPH0345538 B2 JP H0345538B2
Authority
JP
Japan
Prior art keywords
resin
semiconductor element
flow
semiconductor
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58033771A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59159547A (ja
Inventor
Toshihiro Nomura
Kazuyuki Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP58033771A priority Critical patent/JPS59159547A/ja
Publication of JPS59159547A publication Critical patent/JPS59159547A/ja
Publication of JPH0345538B2 publication Critical patent/JPH0345538B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H10W74/10—Encapsulations, e.g. protective coatings characterised by their shape or disposition
    • H10W74/111—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed
    • H10W74/121—Encapsulations, e.g. protective coatings characterised by their shape or disposition the semiconductor body being completely enclosed by multiple encapsulations, e.g. by a thin protective coating and a thick encapsulation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W76/00—Containers; Fillings or auxiliary members therefor; Seals
    • H10W76/40—Fillings or auxiliary members in containers, e.g. centering rings
    • H10W76/42—Fillings
    • H10W76/47—Solid or gel fillings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/071—Connecting or disconnecting
    • H10W72/075—Connecting or disconnecting of bond wires
    • H10W72/07541—Controlling the environment, e.g. atmosphere composition or temperature
    • H10W72/07551—Controlling the environment, e.g. atmosphere composition or temperature characterised by changes in properties of the bond wires during the connecting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/50—Bond wires
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W74/00—Encapsulations, e.g. protective coatings
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations
    • H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
    • H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
    • H10W90/754—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked insulating package substrate, interposer or RDL

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Formation Of Insulating Films (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP58033771A 1983-03-03 1983-03-03 半導体素子の保護方法 Granted JPS59159547A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58033771A JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58033771A JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Publications (2)

Publication Number Publication Date
JPS59159547A JPS59159547A (ja) 1984-09-10
JPH0345538B2 true JPH0345538B2 (enExample) 1991-07-11

Family

ID=12395708

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58033771A Granted JPS59159547A (ja) 1983-03-03 1983-03-03 半導体素子の保護方法

Country Status (1)

Country Link
JP (1) JPS59159547A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62217645A (ja) * 1986-03-19 1987-09-25 Fujitsu Ltd 半導体装置の製造方法
US5087961A (en) * 1987-01-28 1992-02-11 Lsi Logic Corporation Semiconductor device package
JP2002164479A (ja) * 2000-11-22 2002-06-07 Niigata Seimitsu Kk 半導体装置およびその製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56129738U (enExample) * 1980-02-29 1981-10-02

Also Published As

Publication number Publication date
JPS59159547A (ja) 1984-09-10

Similar Documents

Publication Publication Date Title
US5952611A (en) Flexible pin location integrated circuit package
US6087203A (en) Method for adhering and sealing a silicon chip in an integrated circuit package
US5130889A (en) Integrated circuit protection by liquid encapsulation
JPH10308469A (ja) エポキシバリヤーが形成された基板及びこれを用いた半導体パッケージ
EP1191587B1 (en) Packaging structure and method for automotive components
JPH0883861A (ja) 半導体パッケージ被覆用金属箔材料および半導体装置
JP2951102B2 (ja) 混成集積回路
US5349233A (en) Lead frame and semiconductor module using the same having first and second islands and three distinct pluralities of leads and semiconductor module using the lead frame
JPH0345538B2 (enExample)
US7675150B2 (en) Electric circuit device and related manufacturing method
JPS63187652A (ja) 耐熱性樹脂封止半導体装置
JPH10116934A (ja) 樹脂封止半導体装置およびその製造方法
CN105321909B (zh) 电子装置及封装电子装置的方法
JPS6167246A (ja) 混成集積回路装置
WO2000007234A1 (fr) Dispositif a semi-conducteur et procede de fabrication associe
JPWO2000007234A1 (ja) 半導体装置およびその製造方法
JPS59129447A (ja) 樹脂製キヤツプを有する半導体装置
JPS6167247A (ja) 混成集積回路
JPS60195955A (ja) 半導体装置
JP3918303B2 (ja) 半導体パッケージ
JPH04341896A (ja) 半導体装置及びメモリーカード
JPH0142356Y2 (enExample)
JPS59193033A (ja) 半導体素子の封止方法
JPH03161958A (ja) プラスチックピングリッドアレイ型半導体パッケージ構造
KR100650734B1 (ko) 에프비지에이 패키지