JPH0330986B2 - - Google Patents
Info
- Publication number
- JPH0330986B2 JPH0330986B2 JP58178164A JP17816483A JPH0330986B2 JP H0330986 B2 JPH0330986 B2 JP H0330986B2 JP 58178164 A JP58178164 A JP 58178164A JP 17816483 A JP17816483 A JP 17816483A JP H0330986 B2 JPH0330986 B2 JP H0330986B2
- Authority
- JP
- Japan
- Prior art keywords
- bonding pad
- insulating film
- layer
- forming
- electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05005—Structure
- H01L2224/05009—Bonding area integrally formed with a via connection of the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
- H01L2224/05558—Shape in side view conformal layer on a patterned surface
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Weting (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17816483A JPS6072253A (ja) | 1983-09-28 | 1983-09-28 | 半導体装置の製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP17816483A JPS6072253A (ja) | 1983-09-28 | 1983-09-28 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6072253A JPS6072253A (ja) | 1985-04-24 |
JPH0330986B2 true JPH0330986B2 (en, 2012) | 1991-05-01 |
Family
ID=16043736
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP17816483A Granted JPS6072253A (ja) | 1983-09-28 | 1983-09-28 | 半導体装置の製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6072253A (en, 2012) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6362337A (ja) * | 1986-09-03 | 1988-03-18 | Nec Corp | 半導体装置 |
DE19824400C2 (de) * | 1998-05-30 | 2000-05-18 | Bosch Gmbh Robert | Leiterbahn-Kontaktierungsanordnung |
JP3169907B2 (ja) | 1998-09-25 | 2001-05-28 | 日本電気株式会社 | 多層配線構造およびその製造方法 |
JP5855361B2 (ja) * | 2011-05-31 | 2016-02-09 | 三菱電機株式会社 | 半導体装置 |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5619639A (en) * | 1979-07-27 | 1981-02-24 | Hitachi Ltd | Semiconductor device |
JPS57207354A (en) * | 1981-06-15 | 1982-12-20 | Toshiba Corp | Manufacture of semiconductor device |
-
1983
- 1983-09-28 JP JP17816483A patent/JPS6072253A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6072253A (ja) | 1985-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6149819B2 (en, 2012) | ||
US5309025A (en) | Semiconductor bond pad structure and method | |
JPH0330986B2 (en, 2012) | ||
JPH0555228A (ja) | 半導体装置 | |
US20020185743A1 (en) | Wafer level chip-scale package and a method for manufacturing | |
JP3729680B2 (ja) | 半導体装置の製造方法および半導体装置 | |
JPS60136338A (ja) | 半導体装置 | |
JPH0373535A (ja) | 半導体装置およびその製造方法 | |
JPH0244145B2 (en, 2012) | ||
JPH03190240A (ja) | 半導体装置の製造方法 | |
JPS62155537A (ja) | 半導体装置の製造方法 | |
JPH01233741A (ja) | 半導体装置の製造方法 | |
JP3688335B2 (ja) | 半導体集積回路装置およびその製造方法ならびに半導体ウエハ | |
JPS62136857A (ja) | 半導体装置の製造方法 | |
JPS5815254A (ja) | 半導体素子の製造方法 | |
JPH05218215A (ja) | 半導体装置とその製造方法 | |
JPS63260053A (ja) | 半導体装置の製造方法 | |
JPS623981B2 (en, 2012) | ||
JPH0461340A (ja) | 半導体装置の製造方法 | |
JPH05136198A (ja) | 半導体装置 | |
JPS6050060B2 (ja) | 半導体装置の製造方法 | |
JPH0715909B2 (ja) | 半導体装置の製造方法 | |
JPS5982723A (ja) | 半導体装置の製造方法 | |
JPS62291127A (ja) | 半導体装置 | |
JPS61166049A (ja) | 半導体装置 |