JPH0318222B2 - - Google Patents
Info
- Publication number
- JPH0318222B2 JPH0318222B2 JP57171882A JP17188282A JPH0318222B2 JP H0318222 B2 JPH0318222 B2 JP H0318222B2 JP 57171882 A JP57171882 A JP 57171882A JP 17188282 A JP17188282 A JP 17188282A JP H0318222 B2 JPH0318222 B2 JP H0318222B2
- Authority
- JP
- Japan
- Prior art keywords
- processor
- input
- output
- bus
- buses
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 3
- 239000011159 matrix material Substances 0.000 description 3
- 238000000034 method Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000007796 conventional method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- DZXKSFDSPBRJPS-UHFFFAOYSA-N tin(2+);sulfide Chemical compound [S-2].[Sn+2] DZXKSFDSPBRJPS-UHFFFAOYSA-N 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57171882A JPS5960683A (ja) | 1982-09-30 | 1982-09-30 | アレイプロセッサ装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57171882A JPS5960683A (ja) | 1982-09-30 | 1982-09-30 | アレイプロセッサ装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5960683A JPS5960683A (ja) | 1984-04-06 |
JPH0318222B2 true JPH0318222B2 (ru) | 1991-03-12 |
Family
ID=15931540
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57171882A Granted JPS5960683A (ja) | 1982-09-30 | 1982-09-30 | アレイプロセッサ装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5960683A (ru) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0661079B2 (ja) * | 1984-12-27 | 1994-08-10 | 株式会社東芝 | デ−タ処理装置 |
JPS63113752A (ja) * | 1986-10-31 | 1988-05-18 | Nec Corp | アレイプロセツサ |
JPS636656A (ja) * | 1986-06-27 | 1988-01-12 | Nec Corp | アレイプロセツサ |
GB2359162B (en) * | 1998-11-10 | 2003-09-10 | Fujitsu Ltd | Parallel processor system |
US9430239B2 (en) * | 2013-03-12 | 2016-08-30 | Qualcomm Incorporated | Configurable multicore network processor |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56135263A (en) * | 1980-03-24 | 1981-10-22 | Nec Corp | Real-time signal processor on multiprocessor system |
-
1982
- 1982-09-30 JP JP57171882A patent/JPS5960683A/ja active Granted
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56135263A (en) * | 1980-03-24 | 1981-10-22 | Nec Corp | Real-time signal processor on multiprocessor system |
Also Published As
Publication number | Publication date |
---|---|
JPS5960683A (ja) | 1984-04-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US20050172293A1 (en) | Method and apparatus for allocating resources in a shared resource processor | |
KR100194850B1 (ko) | 디지털 신호 처리 장치 | |
JPH0318222B2 (ru) | ||
Wensley | The impact of electronic disks on system architecture | |
Maekawa et al. | Experimental polyprocessor system (EPOS)—Architecture | |
JPH0535908B2 (ru) | ||
JPS607540A (ja) | 割込制御回路 | |
JPH0520104A (ja) | 仮想クラスタ間通信処理装置 | |
JPS61136159A (ja) | シングルチツプマイクロコンピユ−タ | |
JPS62152064A (ja) | シングルチツプマイクロコンピユ−タ | |
JPS63262760A (ja) | 高速フ−リエ変換装置 | |
JP2588932B2 (ja) | ソート処理装置 | |
JPH02287845A (ja) | コンピュータシステム | |
JPH0452760A (ja) | ベクトル処理装置 | |
JPH07141288A (ja) | Dma転送方式 | |
JPH0528092A (ja) | マイクロプロセツサ | |
JPH06266860A (ja) | ベクトル処理プロセッサ | |
JPH0895895A (ja) | 情報処理装置におけるシリアルポートi/o機器の制御装置 | |
JPH01266651A (ja) | 半導体メモリ装置 | |
JPH05224953A (ja) | 割込み制御装置及び方法 | |
JPS62221062A (ja) | シングルチツプマイクロコンピユ−タ | |
JPS5836380B2 (ja) | マルチプロセツサ・システムにおけるダイレクト・メモリ・アクセス方式 | |
JPH0628320A (ja) | マルチプロセッサシステム | |
Smith | R68-20 Effects of Scheduling on File Memory Applications | |
JPS6214869B2 (ru) |