JPH0310231B2 - - Google Patents

Info

Publication number
JPH0310231B2
JPH0310231B2 JP58233124A JP23312483A JPH0310231B2 JP H0310231 B2 JPH0310231 B2 JP H0310231B2 JP 58233124 A JP58233124 A JP 58233124A JP 23312483 A JP23312483 A JP 23312483A JP H0310231 B2 JPH0310231 B2 JP H0310231B2
Authority
JP
Japan
Prior art keywords
groove
polysilicon
opening
etching
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58233124A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60124839A (ja
Inventor
Hiroshi Tokunaga
Fumio Yanagihara
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23312483A priority Critical patent/JPS60124839A/ja
Publication of JPS60124839A publication Critical patent/JPS60124839A/ja
Publication of JPH0310231B2 publication Critical patent/JPH0310231B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
JP23312483A 1983-12-09 1983-12-09 半導体装置の製造方法 Granted JPS60124839A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23312483A JPS60124839A (ja) 1983-12-09 1983-12-09 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23312483A JPS60124839A (ja) 1983-12-09 1983-12-09 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS60124839A JPS60124839A (ja) 1985-07-03
JPH0310231B2 true JPH0310231B2 (OSRAM) 1991-02-13

Family

ID=16950128

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23312483A Granted JPS60124839A (ja) 1983-12-09 1983-12-09 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS60124839A (OSRAM)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2104722B (en) * 1981-06-25 1985-04-24 Suwa Seikosha Kk Mos semiconductor device and method of manufacturing the same
US4847214A (en) * 1988-04-18 1989-07-11 Motorola Inc. Method for filling trenches from a seed layer
JP2757784B2 (ja) * 1994-08-29 1998-05-25 日本電気株式会社 半導体装置の製造方法
JP4417882B2 (ja) 2005-05-27 2010-02-17 株式会社東芝 半導体装置の製造方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5851533A (ja) * 1981-09-24 1983-03-26 Hitachi Ltd 半導体装置の製造方法

Also Published As

Publication number Publication date
JPS60124839A (ja) 1985-07-03

Similar Documents

Publication Publication Date Title
EP0191057B1 (en) Electrical contact in semiconductor devices
US4639288A (en) Process for formation of trench in integrated circuit structure using isotropic and anisotropic etching
US5321298A (en) Soi wafer fabrication by selective epitaxial growth
US6027982A (en) Method to form shallow trench isolation structures with improved isolation fill and surface planarity
KR19980069990A (ko) 집적 회로의 실리콘층 내에 매립된 분리 부재 및 그의 형성 방법
US5371036A (en) Locos technology with narrow silicon trench
JPH0310231B2 (OSRAM)
JPS58143548A (ja) 半導体装置の製造方法
KR100245307B1 (ko) 반도체 장치의 소자 분리방법
GB2333644A (en) A method of forming void free trench isolation
JP2000183150A (ja) 半導体装置の製造方法
US5077236A (en) Method of making a pattern of tungsten interconnection
KR100214536B1 (ko) 반도체소자의 소자격리구조 형성방법
US6261966B1 (en) Method for improving trench isolation
JP2669724B2 (ja) 半導体装置の製造方法
JP2517751B2 (ja) 半導体装置の製造方法
JPH09330928A (ja) 配線層の形成方法
JPH0249017B2 (OSRAM)
JPH0478013B2 (OSRAM)
JPH01258439A (ja) 半導体装置およびその製造方法
CN1490866A (zh) 浅沟道隔离区形成方法
JPH0340948B2 (OSRAM)
KR100399931B1 (ko) 반도체소자의콘택홀형성방법
JPH07106411A (ja) 半導体装置の製造方法
KR100578239B1 (ko) 반도체장치의 소자분리막 형성방법