JPH0478013B2 - - Google Patents

Info

Publication number
JPH0478013B2
JPH0478013B2 JP57187843A JP18784382A JPH0478013B2 JP H0478013 B2 JPH0478013 B2 JP H0478013B2 JP 57187843 A JP57187843 A JP 57187843A JP 18784382 A JP18784382 A JP 18784382A JP H0478013 B2 JPH0478013 B2 JP H0478013B2
Authority
JP
Japan
Prior art keywords
film
insulating film
etching
substrate
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57187843A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5976442A (ja
Inventor
Ryozo Nakayama
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP18784382A priority Critical patent/JPS5976442A/ja
Publication of JPS5976442A publication Critical patent/JPS5976442A/ja
Publication of JPH0478013B2 publication Critical patent/JPH0478013B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
    • H01L21/76229—Concurrent filling of a plurality of trenches having a different trench shape or dimension, e.g. rectangular and V-shaped trenches, wide and narrow trenches, shallow and deep trenches

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Drying Of Semiconductors (AREA)
  • Element Separation (AREA)
JP18784382A 1982-10-26 1982-10-26 半導体装置の製造方法 Granted JPS5976442A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP18784382A JPS5976442A (ja) 1982-10-26 1982-10-26 半導体装置の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP18784382A JPS5976442A (ja) 1982-10-26 1982-10-26 半導体装置の製造方法

Publications (2)

Publication Number Publication Date
JPS5976442A JPS5976442A (ja) 1984-05-01
JPH0478013B2 true JPH0478013B2 (OSRAM) 1992-12-10

Family

ID=16213194

Family Applications (1)

Application Number Title Priority Date Filing Date
JP18784382A Granted JPS5976442A (ja) 1982-10-26 1982-10-26 半導体装置の製造方法

Country Status (1)

Country Link
JP (1) JPS5976442A (OSRAM)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59114823A (ja) * 1982-12-21 1984-07-03 Agency Of Ind Science & Technol 半導体装置の平坦化方法
US4836885A (en) * 1988-05-03 1989-06-06 International Business Machines Corporation Planarization process for wide trench isolation
EP0424608B1 (en) * 1989-10-25 1993-12-01 International Business Machines Corporation Forming wide dielectric filled isolation trenches in semiconductors
US5077234A (en) * 1990-06-29 1991-12-31 Digital Equipment Corporation Planarization process utilizing three resist layers

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5363871A (en) * 1976-11-18 1978-06-07 Matsushita Electric Ind Co Ltd Production of semiconductor device

Also Published As

Publication number Publication date
JPS5976442A (ja) 1984-05-01

Similar Documents

Publication Publication Date Title
US6174785B1 (en) Method of forming trench isolation region for semiconductor device
JPH01290236A (ja) 幅の広いトレンチを平坦化する方法
US4916087A (en) Method of manufacturing a semiconductor device by filling and planarizing narrow and wide trenches
JPH0661342A (ja) トレンチ素子分離膜製造方法
US5371036A (en) Locos technology with narrow silicon trench
JPH02183534A (ja) 集積デバイス中に接点を形成するために絶縁層を通してテーパー状のホールを形成する方法
US5302536A (en) Method of manufacturing a semiconductor device, in which isolated conductor tracks are provided on a surface of a semiconductor body
JP3039978B2 (ja) 集積ｍｉｓｆｅｔデバイス中に電界分離構造及びゲート構造を形成する方法
JPH0478013B2 (OSRAM)
KR100546152B1 (ko) 반도체소자의콘택형성방법
JPH0562463B2 (OSRAM)
JPH11260903A (ja) 無空洞トレンチ隔離を形成する方法
KR100214534B1 (ko) 반도체소자의 소자격리구조 형성방법
JPH04209534A (ja) 半導体装置の製造方法
JPS61220353A (ja) 半導体装置の製造方法
JPH0481329B2 (OSRAM)
KR100454849B1 (ko) 반도체 소자의 제조방법
KR100214536B1 (ko) 반도체소자의 소자격리구조 형성방법
KR0166033B1 (ko) 반도체 소자의 캐패시터 제조방법
KR100235964B1 (ko) 반도체 소자의 소자분리 산화막 제조방법
JPH0249017B2 (OSRAM)
JPH03131030A (ja) 半導体装置の製造方法
KR100358127B1 (ko) 반도체소자의콘택홀형성방법
JPH06124944A (ja) 半導体装置
JPH03149826A (ja) 半導体装置の製造方法