JPH0230579B2 - - Google Patents

Info

Publication number
JPH0230579B2
JPH0230579B2 JP56151171A JP15117181A JPH0230579B2 JP H0230579 B2 JPH0230579 B2 JP H0230579B2 JP 56151171 A JP56151171 A JP 56151171A JP 15117181 A JP15117181 A JP 15117181A JP H0230579 B2 JPH0230579 B2 JP H0230579B2
Authority
JP
Japan
Prior art keywords
chip
transparent substrate
bonding
photosensitive material
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56151171A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5852864A (ja
Inventor
Koichi Oguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP56151171A priority Critical patent/JPS5852864A/ja
Publication of JPS5852864A publication Critical patent/JPS5852864A/ja
Publication of JPH0230579B2 publication Critical patent/JPH0230579B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/0781Adhesive characteristics other than chemical being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
JP56151171A 1981-09-24 1981-09-24 半導体集積回路装置 Granted JPS5852864A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56151171A JPS5852864A (ja) 1981-09-24 1981-09-24 半導体集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56151171A JPS5852864A (ja) 1981-09-24 1981-09-24 半導体集積回路装置

Publications (2)

Publication Number Publication Date
JPS5852864A JPS5852864A (ja) 1983-03-29
JPH0230579B2 true JPH0230579B2 (enExample) 1990-07-06

Family

ID=15512860

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56151171A Granted JPS5852864A (ja) 1981-09-24 1981-09-24 半導体集積回路装置

Country Status (1)

Country Link
JP (1) JPS5852864A (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0412705Y2 (enExample) * 1984-10-15 1992-03-26
JPH0738764B2 (ja) * 1988-04-08 1995-05-01 石川島芝浦機械株式会社 施肥方法及び施肥装置
DE69026992T2 (de) * 1989-08-17 1996-10-24 Canon Kk Prozess zur gegenseitigen Konnektion von Elektrodenanschlüssen
JP3196693B2 (ja) * 1997-08-05 2001-08-06 日本電気株式会社 表面弾性波装置およびその製造方法
KR100339016B1 (ko) * 1998-10-02 2002-10-25 한국과학기술원 유리기판을이용한극초단파대역의멀티칩패키지

Also Published As

Publication number Publication date
JPS5852864A (ja) 1983-03-29

Similar Documents

Publication Publication Date Title
EP0591862B1 (en) A semiconductor device, an image sensor device, and methods for producing the same
JP2871800B2 (ja) ハイブリツド半導体ストラクチヤの製造法および合成ハイブリツド半導体ストラクチヤ
JP3108716B2 (ja) 半導体チップスケール半導体パッケージ及びその製造方法
JP3225062B2 (ja) 熱硬化性樹脂シート及びそれを用いた半導体素子の実装方法
MY118453A (en) Method of forming an electrode structure for a semiconductor device
JPH0815152B2 (ja) 半導体装置及びその製造方法
US20010031515A1 (en) Semiconductor device and method of manufacturing the same, circuit board and electronic instrument
SE344870B (enExample)
US20050148165A1 (en) Conductive pattern producing method and its applications
JPH031828B2 (enExample)
JPH0230579B2 (enExample)
JPH1187424A (ja) 半導体装置およびその製造方法
JPS601849A (ja) 電子部品の接続方法
JPH01161850A (ja) 半導体装置の製造方法
JPH02280334A (ja) 半導体装置及びその製造方法
JPH01120039A (ja) Icチップ接続法
JP2001135662A (ja) 半導体素子および半導体装置の製造方法
JPH0363813B2 (enExample)
JPH02174233A (ja) Icチップの金属突起形成方法
JPS6297340A (ja) Icチツプの電気的接続方法
JP2597809B2 (ja) 半導体装置の製造方法
JP2841822B2 (ja) 混成集積回路の製造方法
JPH033384B2 (enExample)
JPH0787200B2 (ja) 半導体チツプの実装方法
JPH04184953A (ja) 半導体装置の接続方法