JPH0363813B2 - - Google Patents

Info

Publication number
JPH0363813B2
JPH0363813B2 JP59200109A JP20010984A JPH0363813B2 JP H0363813 B2 JPH0363813 B2 JP H0363813B2 JP 59200109 A JP59200109 A JP 59200109A JP 20010984 A JP20010984 A JP 20010984A JP H0363813 B2 JPH0363813 B2 JP H0363813B2
Authority
JP
Japan
Prior art keywords
chip
wiring pattern
substrate
coating film
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59200109A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6178132A (ja
Inventor
Takeshi Myagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP59200109A priority Critical patent/JPS6178132A/ja
Publication of JPS6178132A publication Critical patent/JPS6178132A/ja
Publication of JPH0363813B2 publication Critical patent/JPH0363813B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01—Manufacture or treatment
    • H10W70/05—Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093—Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/652—Cross-sectional shapes
    • H10W70/6523—Cross-sectional shapes for connecting to pads at different heights at the same side of the package substrate, interposer or RDL
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62—Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65—Shapes or dispositions of interconnections
    • H10W70/654—Top-view layouts
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W90/00—Package configurations

Landscapes

  • Wire Bonding (AREA)
JP59200109A 1984-09-25 1984-09-25 集積回路装置 Granted JPS6178132A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP59200109A JPS6178132A (ja) 1984-09-25 1984-09-25 集積回路装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP59200109A JPS6178132A (ja) 1984-09-25 1984-09-25 集積回路装置

Publications (2)

Publication Number Publication Date
JPS6178132A JPS6178132A (ja) 1986-04-21
JPH0363813B2 true JPH0363813B2 (enExample) 1991-10-02

Family

ID=16418975

Family Applications (1)

Application Number Title Priority Date Filing Date
JP59200109A Granted JPS6178132A (ja) 1984-09-25 1984-09-25 集積回路装置

Country Status (1)

Country Link
JP (1) JPS6178132A (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100784388B1 (ko) * 2006-11-14 2007-12-11 삼성전자주식회사 반도체 패키지 및 제조방법
US7843046B2 (en) * 2008-02-19 2010-11-30 Vertical Circuits, Inc. Flat leadless packages and stacked leadless package assemblies
US9082438B2 (en) 2008-12-02 2015-07-14 Panasonic Corporation Three-dimensional structure for wiring formation
US9070393B2 (en) 2009-01-27 2015-06-30 Panasonic Corporation Three-dimensional structure in which wiring is provided on its surface
KR20130091794A (ko) 2009-01-27 2013-08-19 파나소닉 주식회사 반도체 칩의 실장 방법, 그 방법을 이용하여 얻어진 반도체 장치 및 반도체 칩의 접속 방법, 및, 표면에 배선이 설치된 입체 구조물 및 그 제법

Also Published As

Publication number Publication date
JPS6178132A (ja) 1986-04-21

Similar Documents

Publication Publication Date Title
KR100265616B1 (ko) 도전성 폴리머 및 유전체를 이용한 플립칩
USRE37882E1 (en) Semiconductor device manufacturing method
US4486945A (en) Method of manufacturing semiconductor device with plated bump
JP3142723B2 (ja) 半導体装置及びその製造方法
US5226232A (en) Method for forming a conductive pattern on an integrated circuit
US5010389A (en) Integrated circuit substrate with contacts thereon for a packaging structure
US4466181A (en) Method for mounting conjoined devices
KR20050037430A (ko) 반도체 패키지 디바이스와 그의 형성 및 테스트 방법
US8061024B2 (en) Method of fabricating a circuit board and semiconductor package.
CN105895605A (zh) 一种薄芯片贴装基板扇出型封装结构及其制造方法
JPH0363813B2 (enExample)
JPH09232506A (ja) 半導体装置およびその製造方法
US11508691B2 (en) Semiconductor structure with nano-twinned metal coating layer and fabrication method thereof
US20040003940A1 (en) Circuit board for flip-chip semiconductor package and fabrication method thereof
JPH03129745A (ja) 半導体装置の実装方法
US20070267730A1 (en) Wafer level semiconductor chip packages and methods of making the same
JP2597809B2 (ja) 半導体装置の製造方法
JP2739366B2 (ja) 電子部品搭載用基板
JP3021508B2 (ja) 導電突起の形成方法
JP2784209B2 (ja) 半導体装置
JPS60110129A (ja) 半導体装置の製造方法
JPH04314382A (ja) 配線基板の製造方法
JPH0385740A (ja) 半導体装置
JPH05326629A (ja) フリップチップの実装方法
JPS6388835A (ja) フリツプチツプ用パツケ−ジ