JPH0219508B2 - - Google Patents

Info

Publication number
JPH0219508B2
JPH0219508B2 JP56195259A JP19525981A JPH0219508B2 JP H0219508 B2 JPH0219508 B2 JP H0219508B2 JP 56195259 A JP56195259 A JP 56195259A JP 19525981 A JP19525981 A JP 19525981A JP H0219508 B2 JPH0219508 B2 JP H0219508B2
Authority
JP
Japan
Prior art keywords
exception
vector
access
storage
processing device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP56195259A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5897770A (ja
Inventor
Masaki Kitajima
Shoji Nakatani
Juji Oinaga
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP56195259A priority Critical patent/JPS5897770A/ja
Publication of JPS5897770A publication Critical patent/JPS5897770A/ja
Publication of JPH0219508B2 publication Critical patent/JPH0219508B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
  • Complex Calculations (AREA)
  • Storage Device Security (AREA)
JP56195259A 1981-12-04 1981-12-04 ベクトル命令アクセス制御方式 Granted JPS5897770A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP56195259A JPS5897770A (ja) 1981-12-04 1981-12-04 ベクトル命令アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP56195259A JPS5897770A (ja) 1981-12-04 1981-12-04 ベクトル命令アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS5897770A JPS5897770A (ja) 1983-06-10
JPH0219508B2 true JPH0219508B2 (enrdf_load_html_response) 1990-05-02

Family

ID=16338154

Family Applications (1)

Application Number Title Priority Date Filing Date
JP56195259A Granted JPS5897770A (ja) 1981-12-04 1981-12-04 ベクトル命令アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS5897770A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112054482B (zh) * 2020-08-06 2022-05-06 三峡大学 基于dtw算法的换流变压器零序差动保护防误动方法

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS533746A (en) * 1976-07-01 1978-01-13 Fujitsu Ltd Memory control system

Also Published As

Publication number Publication date
JPS5897770A (ja) 1983-06-10

Similar Documents

Publication Publication Date Title
EP0090575B1 (en) Memory system
US5386563A (en) Register substitution during exception processing
KR850001574A (ko) 이중 연산처리 장치 구비형 데이타 처리 시스템
EP0443557B1 (en) Interrupt controller capable of realizing interrupt nesting function
KR101000543B1 (ko) 데이터 프로세서의 보안을 개선하기 위한 방법 및 장치
KR940704039A (ko) 세마포어 바이패스
US5161219A (en) Computer system with input/output cache
JPH0219508B2 (enrdf_load_html_response)
US4037207A (en) System for controlling address keys under interrupt conditions
JPS6319058A (ja) メモリ装置
JPS6074059A (ja) 記憶装置アクセス制御方式
JPH01251250A (ja) 共有キャッシュメモリ
JPH0635747A (ja) デバッグ支援装置
JPH0715667B2 (ja) データ処理装置
JPS6073762A (ja) 記憶保護方式
JP2864496B2 (ja) 多重処理計算機
JPH056706B2 (enrdf_load_html_response)
JPS59112494A (ja) メモリテスト方式
JP2825589B2 (ja) バス制御方式
JPH01251240A (ja) 暴走検出方式
JPS592297A (ja) 共有メモリのプロテクシヨン方法
JPS61279941A (ja) 計算機の異常検出装置
JPS59210598A (ja) 記憶保護機能を備えた入出力制御装置
JPS6228854A (ja) メモリプロテクト方式
KR950020228A (ko) 다중 프로세서 시스템의 메모리에 사용된 다단 입력큐의 제어방법