JPH0219499B2 - - Google Patents

Info

Publication number
JPH0219499B2
JPH0219499B2 JP58164565A JP16456583A JPH0219499B2 JP H0219499 B2 JPH0219499 B2 JP H0219499B2 JP 58164565 A JP58164565 A JP 58164565A JP 16456583 A JP16456583 A JP 16456583A JP H0219499 B2 JPH0219499 B2 JP H0219499B2
Authority
JP
Japan
Prior art keywords
buffer
data
transmitting
chain
receiving
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58164565A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6057453A (ja
Inventor
Shinichi Yasujima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16456583A priority Critical patent/JPS6057453A/ja
Publication of JPS6057453A publication Critical patent/JPS6057453A/ja
Publication of JPH0219499B2 publication Critical patent/JPH0219499B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP16456583A 1983-09-07 1983-09-07 デ−タ処理方式 Granted JPS6057453A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16456583A JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16456583A JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Publications (2)

Publication Number Publication Date
JPS6057453A JPS6057453A (ja) 1985-04-03
JPH0219499B2 true JPH0219499B2 (enExample) 1990-05-02

Family

ID=15795575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16456583A Granted JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Country Status (1)

Country Link
JP (1) JPS6057453A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62296260A (ja) * 1986-06-16 1987-12-23 Nec Corp デ−タ転送多重制御方式
JPS6420757A (en) * 1987-07-15 1989-01-24 Kanebo Ltd Unidirectional synchronizing communication equipment
JPH0231265A (ja) * 1988-07-21 1990-02-01 Pfu Ltd Ｄｍａ制御装置

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49128645A (enExample) * 1973-04-07 1974-12-10
JPS52127038A (en) * 1976-04-19 1977-10-25 Hitachi Ltd Transfer control device
JPS5428631A (en) * 1977-08-08 1979-03-03 Ricoh Co Ltd Carrier material for electrophotographic developer
JPS585353B2 (ja) * 1981-06-01 1983-01-31 株式会社ナカ技術研究所 角度調節可能な目隠用部材

Also Published As

Publication number Publication date
JPS6057453A (ja) 1985-04-03

Similar Documents

Publication Publication Date Title
KR0142175B1 (ko) 다중 채널 디엠에이 동작을 지원하기 위한 회로 아키텍처
US4490788A (en) Well-logging data processing system having segmented serial processor-to-peripheral data links
US5151895A (en) Terminal server architecture
JPS5668859A (en) Communication system between computer systems
JPS62297952A (ja) 可変長デ−タの記憶方式
US6526068B2 (en) Interface control of communication between a control processor and a digital signal processor
JPS623362A (ja) デ−タ受信方式
US5983305A (en) Network adapter with data aligner
JP2002544585A (ja) ホストプロセッサに対して可変幅インタフェースを有するｆｉｆｏシステム
US5541932A (en) Circuit for freezing the data in an interface buffer
KR100348545B1 (ko) 통신 ｄｍａ 장치
US5265228A (en) Apparatus for transfer of data units between buses
US5961614A (en) System for data transfer through an I/O device using a memory access controller which receives and stores indication of a data status signal
JPH0219499B2 (enExample)
US4878197A (en) Data communication apparatus
JP2520905B2 (ja) シリアル通信制御装置
JPH1063617A (ja) シリアル通信装置
JPH0554303B2 (enExample)
JP3442099B2 (ja) データ転送記憶装置
JPS6120167A (ja) デ−タ記憶装置
KR100192960B1 (ko) 컴퓨터시스템의 디엠에이인터페이스방법
JP2552025B2 (ja) データ転送方式
JPH05265925A (ja) データ転送制御装置
JPS5920130B2 (ja) 過剰デ−タ転送制限方式
JPH06149703A (ja) メッセージ転送制御装置