JPS6057453A - デ−タ処理方式 - Google Patents

デ−タ処理方式

Info

Publication number
JPS6057453A
JPS6057453A JP16456583A JP16456583A JPS6057453A JP S6057453 A JPS6057453 A JP S6057453A JP 16456583 A JP16456583 A JP 16456583A JP 16456583 A JP16456583 A JP 16456583A JP S6057453 A JPS6057453 A JP S6057453A
Authority
JP
Japan
Prior art keywords
buffer
data
reception
transmission
buffers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP16456583A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0219499B2 (enExample
Inventor
Shinichi Yasujima
安島　信一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP16456583A priority Critical patent/JPS6057453A/ja
Publication of JPS6057453A publication Critical patent/JPS6057453A/ja
Publication of JPH0219499B2 publication Critical patent/JPH0219499B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/10—Program control for peripheral devices
    • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
    • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
JP16456583A 1983-09-07 1983-09-07 デ−タ処理方式 Granted JPS6057453A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16456583A JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16456583A JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Publications (2)

Publication Number Publication Date
JPS6057453A true JPS6057453A (ja) 1985-04-03
JPH0219499B2 JPH0219499B2 (enExample) 1990-05-02

Family

ID=15795575

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16456583A Granted JPS6057453A (ja) 1983-09-07 1983-09-07 デ−タ処理方式

Country Status (1)

Country Link
JP (1) JPS6057453A (enExample)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62296260A (ja) * 1986-06-16 1987-12-23 Nec Corp デ−タ転送多重制御方式
JPS6420757A (en) * 1987-07-15 1989-01-24 Kanebo Ltd Unidirectional synchronizing communication equipment
JPH0231265A (ja) * 1988-07-21 1990-02-01 Pfu Ltd Ｄｍａ制御装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49128645A (enExample) * 1973-04-07 1974-12-10
JPS52127038A (en) * 1976-04-19 1977-10-25 Hitachi Ltd Transfer control device
JPS5428631A (en) * 1977-08-08 1979-03-03 Ricoh Co Ltd Carrier material for electrophotographic developer
JPS5729785A (en) * 1981-06-01 1982-02-17 Naka Tech Lab Angle adjustable blind member

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49128645A (enExample) * 1973-04-07 1974-12-10
JPS52127038A (en) * 1976-04-19 1977-10-25 Hitachi Ltd Transfer control device
JPS5428631A (en) * 1977-08-08 1979-03-03 Ricoh Co Ltd Carrier material for electrophotographic developer
JPS5729785A (en) * 1981-06-01 1982-02-17 Naka Tech Lab Angle adjustable blind member

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62296260A (ja) * 1986-06-16 1987-12-23 Nec Corp デ−タ転送多重制御方式
JPS6420757A (en) * 1987-07-15 1989-01-24 Kanebo Ltd Unidirectional synchronizing communication equipment
JPH0231265A (ja) * 1988-07-21 1990-02-01 Pfu Ltd Ｄｍａ制御装置

Also Published As

Publication number Publication date
JPH0219499B2 (enExample) 1990-05-02

Similar Documents

Publication Publication Date Title
US4821180A (en) Device interface controller for intercepting communication between a microcomputer and peripheral devices to control data transfers
US5408617A (en) Inter-system communication system for communicating between operating systems using virtual machine control program
KR0142175B1 (ko) 다중 채널 디엠에이 동작을 지원하기 위한 회로 아키텍처
DE3751514T2 (de) Adressieranordnung für RAM-Puffer-Steuereinrichtung.
US6925512B2 (en) Communication between two embedded processors
US4490788A (en) Well-logging data processing system having segmented serial processor-to-peripheral data links
US5819111A (en) System for managing transfer of data by delaying flow controlling of data through the interface controller until the run length encoded data transfer is complete
EP0208430B1 (en) A method and apparatus for performing variable length data read transactions
JPH02310664A (ja) 共有メモリを用いた通信方式
KR100630071B1 (ko) 다중 프로세서 환경에서의 ｄｍａ를 이용한 고속 데이터전송 방법 및 그 장치
EP0772831B1 (en) Bidirectional parallel signal interface
EP0844566B1 (en) Interface apparatus for adapting data width to system bus width
US4719563A (en) Data transmission control device for controlling transfer of large amounts of data between two memory units
US5541932A (en) Circuit for freezing the data in an interface buffer
KR100348545B1 (ko) 통신 ｄｍａ 장치
JPS6057453A (ja) デ−タ処理方式
JP2520905B2 (ja) シリアル通信制御装置
JPS6240751B2 (enExample)
JPH05265925A (ja) データ転送制御装置
KR100192960B1 (ko) 컴퓨터시스템의 디엠에이인터페이스방법
KR100261280B1 (ko) 파일의 고속 전송 시스템 및 제어방법
JPS5921051B2 (ja) 通信制御装置
JPS59122155A (ja) 通信制御方式
JPS6259336B2 (enExample)
JPH06149703A (ja) メッセージ転送制御装置