JPH0218585B2 - - Google Patents

Info

Publication number
JPH0218585B2
JPH0218585B2 JP58066266A JP6626683A JPH0218585B2 JP H0218585 B2 JPH0218585 B2 JP H0218585B2 JP 58066266 A JP58066266 A JP 58066266A JP 6626683 A JP6626683 A JP 6626683A JP H0218585 B2 JPH0218585 B2 JP H0218585B2
Authority
JP
Japan
Prior art keywords
heater
integrated circuit
diode
board
collets
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58066266A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59191394A (ja
Inventor
Akio Inohara
Juji Oono
Kyoshi Sawae
Yoshiharu Kanetani
Takeo Fujimoto
Hisashi Kamiide
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sharp Corp
Original Assignee
Sharp Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sharp Corp filed Critical Sharp Corp
Priority to JP58066266A priority Critical patent/JPS59191394A/ja
Priority to DE19833319339 priority patent/DE3319339A1/de
Publication of JPS59191394A publication Critical patent/JPS59191394A/ja
Publication of JPH0218585B2 publication Critical patent/JPH0218585B2/ja
Priority to US07/658,436 priority patent/US5137205A/en
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
JP58066266A 1982-05-31 1983-04-13 集積回路基板の製造方法及び製造装置 Granted JPS59191394A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP58066266A JPS59191394A (ja) 1983-04-13 1983-04-13 集積回路基板の製造方法及び製造装置
DE19833319339 DE3319339A1 (de) 1982-05-31 1983-05-27 Treiberanordnung fuer eine x-y-elektrodenmatrix
US07/658,436 US5137205A (en) 1982-05-31 1991-02-20 Symmetrical circuit arrangement for a x-y matrix electrode

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58066266A JPS59191394A (ja) 1983-04-13 1983-04-13 集積回路基板の製造方法及び製造装置

Publications (2)

Publication Number Publication Date
JPS59191394A JPS59191394A (ja) 1984-10-30
JPH0218585B2 true JPH0218585B2 (cs) 1990-04-26

Family

ID=13310865

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58066266A Granted JPS59191394A (ja) 1982-05-31 1983-04-13 集積回路基板の製造方法及び製造装置

Country Status (1)

Country Link
JP (1) JPS59191394A (cs)

Also Published As

Publication number Publication date
JPS59191394A (ja) 1984-10-30

Similar Documents

Publication Publication Date Title
JP3264147B2 (ja) 半導体装置、半導体装置用インターポーザ及びその製造方法
US5519936A (en) Method of making an electronic package with a thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
US5661086A (en) Process for manufacturing a plurality of strip lead frame semiconductor devices
US5475264A (en) Arrangement having multilevel wiring structure used for electronic component module
KR100372153B1 (ko) 다층리드프레임
US5633533A (en) Electronic package with thermally conductive support member having a thin circuitized substrate and semiconductor device bonded thereto
JPH06283650A (ja) 半導体装置
JPH06224246A (ja) 半導体素子用高多端子化パッケージ
US7498195B2 (en) Multi-chip semiconductor connector assembly method
US6670706B2 (en) Semiconductor device including a semiconductor pellet having bump electrodes connected to pad electrodes of an interconnect board and method for manufacturing same
JPH0546930B2 (cs)
JPH04338648A (ja) 半導体装置のバンプ電極形成方法、表示装置及び電子印字装置
JPS6250313B2 (cs)
JPH0218585B2 (cs)
JP4174008B2 (ja) 半導体装置
US5137205A (en) Symmetrical circuit arrangement for a x-y matrix electrode
JPH08162599A (ja) 半導体装置の製造方法
JP3234614B2 (ja) 半導体装置及びその製造方法
JPH10125721A (ja) 半導体装置
KR960000221B1 (ko) 반도체 패키지
JPH08255868A (ja) 半導体装置およびその製造方法
JP3203889B2 (ja) 半導体装置
JP3045940B2 (ja) 半導体装置およびその製造方法
JP3393708B2 (ja) 半導体パッケージの製造方法
JP2629460B2 (ja) 混成集積回路装置