JPH0136702B2 - - Google Patents

Info

Publication number
JPH0136702B2
JPH0136702B2 JP57082583A JP8258382A JPH0136702B2 JP H0136702 B2 JPH0136702 B2 JP H0136702B2 JP 57082583 A JP57082583 A JP 57082583A JP 8258382 A JP8258382 A JP 8258382A JP H0136702 B2 JPH0136702 B2 JP H0136702B2
Authority
JP
Japan
Prior art keywords
lead member
solder
chip
semiconductor chip
piece
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57082583A
Other languages
English (en)
Other versions
JPS58199534A (ja
Inventor
Shigemi Ono
Susumu Akyama
Shigeo Shimada
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sanken Electric Co Ltd
Original Assignee
Sanken Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sanken Electric Co Ltd filed Critical Sanken Electric Co Ltd
Priority to JP57082583A priority Critical patent/JPS58199534A/ja
Publication of JPS58199534A publication Critical patent/JPS58199534A/ja
Publication of JPH0136702B2 publication Critical patent/JPH0136702B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L24/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L24/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L24/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L24/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/40137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/34Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
    • H01L2224/39Structure, shape, material or disposition of the strap connectors after the connecting process
    • H01L2224/40Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
    • H01L2224/401Disposition
    • H01L2224/40151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/40221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/40245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/40247Connecting the strap to a bond pad of the item
    • H01L2224/40249Connecting the strap to a bond pad of the item the bond pad protruding from the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/43Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48491Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being an additional member attached to the bonding area through an adhesive or solder, e.g. buffer pad
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/831Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus
    • H01L2224/83101Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector the layer connector being supplied to the parts to be connected in the bonding apparatus as prepeg comprising a layer connector, e.g. provided in an insulating plate member
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/83801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/84Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a strap connector
    • H01L2224/848Bonding techniques
    • H01L2224/84801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Description

【発明の詳細な説明】 本発明は、整流素子等の半導体素子のリード部
材を量産性を有して接続する方法に関するもので
ある。
トランジスタやダイオードの内部リード部材の
接続はワイヤボンデイング法によつて一般に行わ
れている。しかし、ワイヤボンデイング法で使用
するボンダーは同時に1箇所しか接続できない。
また、太いリード線の接続には適していない。こ
の種の問題を解決するため、本願出願人は、特開
昭56―94754号公報に開示されている方法を提案
した。この方法によれば、電力用半導体素子の量
産化が可能になる。しかし、内部リードの半導体
チツプへのろう接、半導体チツプの基板へのろう
接、及び内部リードの外部リードへのろう接を独
立に行わなければならない。また、先にろう接し
た部分が後のろう接によつて悪影響を受けないよ
うにろう材を組み合せを工夫しなければならな
い。また、ろう材の組み合せを工夫してもろう接
の温度管理が不充分であれば、前のろう接部分が
劣化する恐れがあつた。更にリードフレームを使
用して例えばセンタータツプ型整流素子を製造す
る場合に、半導体チツプ部分を樹脂モールドした
後に、外部リードにPb―Sn共晶半田デツプ法等
で半田被覆を行うと、既にろう接されている部分
のろう材が再び融けるという問題が生じた。
上記欠点を解決するために、本願出願人は、特
願昭57―12123号で、第1図〜第3図に示す新規
な内部リード線の接続方法を提案した。この方法
では、まず、基板1及び外部リード部材2,3,
4を有する銅にニツケルメツキしたリードフレー
ムを用意する。また上下に電極を有するシリコン
ダイオードチツプ5を用意する。また銅にニツケ
ルメツキした外部リード部材接続用金属片6を用
意する。更に、Pb95重量%+Sn5重量%から成る
固相線温度304℃、液相線温度314℃の半田片7,
8,9,10を用意する。また、直径0.5mmのニ
ツケルメツキした銅線から成る丸棒状の内部リー
ド部材11を用意する。
次に、カーボン製の治具にリードフレームをセ
ツトし、第1図に示す如く外部リード部材2の上
に半田片10を介してデイスク状金属片6を配
し、この金属片6の上に半田片9を配す。次に、
基板1の上に半田片7を介してダイオードチツプ
5を配す。次に、チツプ5の上に半田片8を配
す。しかる後、丸棒状内部リード部材11の一端
部11aをチツプ5の上に半田片8を介して配
し、またその他端部11bを外部リード部材2の
上に半田片9,10と金属片6とを介して配す。
金属片6はチツプ5と同じ厚さに形成されている
ので、内部リード部材11はチツプ5の表面と同
一方向に伸びた状態即ち水平方向に伸びた状態と
なる。尚第1図には、センタタツプ整流素子の一
方のダイオード部分のみが示されているが、他方
のダイオード部分も同様に構成する。また、リー
ドフレームには多数の整流素子形成部分が設けら
れているので、同様に各部材を配す。
しかる後、第1図に示すものを、H2等の還元
性ガス又はN2等の不活性ガス雰囲気の加熱炉の
中に入れ、半田片7,8,9,10を同時に融か
し、第2図に示す半田7a,8a,9a,10a
によつて、基板1とチツプ5との間、チツプ5と
内部リード部材11との間、内部リード部材11
と外部リード部材の一部となる金属片6との間、
金属片6と外部リード部材2との間を同時にろう
接する。
次に、第3図で点線で示す部分を合成樹脂12
でモールドする。また合成樹脂12でモールドさ
れなかつた部分を半田浴に浸漬して外部リード部
材2,3,4を半田被覆する。またリードフレー
ムから外部リード部材2,3,4を分離する。
上述の如き方法によれば、合成樹脂12でモー
ルドされる内部の各部分を同時にろう接すること
が可能になるので、量産性が大幅に向上する。ま
た各ろう接部分に融点の高いろう材を使用するこ
とが可能になるので、外部リード部材2,3,4
の露出部分を半田浸漬する場合等に於いて、内部
の半田が融けたり、軟化することが少なくなる。
しかし、リード線11とチツプ5の側面との間に
半田8aのたれた部分8bが生じ、PN接合の短
絡が生じることがあつた。
そこで、本発明の目的は、半田のたれを阻止し
て信頼性の高い半導体素子を量産することが可能
な内部リード部材の接続方法を提供することにあ
る。
上記目的を達成するための本発明は、導電性基
板の上にろう材片を介して半導体チツプを載置
し、棒状の内部リード部材の一端部を前記半導体
チツプの上に配し、前記内部リード部材の他端部
を外部リード部材の上に配し、前記内部リード部
材の一端部及び他端部の下又はその近傍にろう材
片を置き、且つ前記半導体チツプの表面と同一方
向に伸びるように前記内部リード部材を水平に保
持したものを加熱炉に入れ、前記基板と前記半導
体チツプとの間、前記半導体チツプと前記内部リ
ード部材との間、及び前記内部リード部材と前記
外部リード部材との間を同時にろう接する半導体
素子のリード部材の接続方法に於いて、前記内部
リード部材として少なくとも一端部に鍔状部を有
するものを使用し、前記鍔状部を前記半導体チツ
プの上面の縁から離れた前記上面の中央部上に配
置することを特徴とする半導体素子のリード部材
の接続方法に係わるものである。
上記発明によれば、内部リード部材として端部
に鍔状部を有するものを使用し、この鍔状部をチ
ツプ上面の中央部上に配置するのでリード部材の
水平に伸びる部分とチツプ上面との間に間隔が生
じ、溶融ろう材をこの部分に保持することが可能
になり、チツプ側面にろう材がたれるのを防止す
ることが可能になる。
次に、第4図〜第7図を参照して本発明の実施
例について述べる。但し、第4図〜第7図に於い
て符号1〜12で示すものは第1図〜第3図で同
一符号で示すものと同一であるので、その説明を
省略する。
本実施例では、第4図に示す如く、内部リード
部材11が直径約0.5mmの水平部分13と先端に
於いて水平部分13から半径方向に突出している
鍔状部分14とで形成されている。尚鍔状部分1
4はリード部材11の端を押しつぶすことによつ
て形成され、その最大径を約0.7mmとしたもので
ある。従つて水平部分13と鍔状部分14の最大
径周縁部との間に約0.1mmの段差が生じ、この段
差が半田片8の厚さ0.1mmと同程度に設定されて
いる。
第4図に示すように配置したものを加熱すれ
ば、半田片7,8,9,10が溶融し、第5図に
示す如く半田7a,8a,9a,10aにて各部
が接着される。この際、内部リード部材11には
鍔状部分14が設けられているので、鍔状部分1
4の高さに相当した隙間が水平部分13とチツプ
5の上面との間に生じ、半田8aはこの隙間に保
持され、チツプ5の側面に殆んどたれない。ま
た、チツプ5の直径は約2.6〜3mmであり、この
中央部に第7図に示す鍔状部分14を配すので、
水平部分13に直交する面方向に於いても半田8
aのたれが生じない。
従つて、本実施例によれば、第1図〜第3図と
同一の作用効果を得ることができるのみでなく、
半田8aのたれを防止して歩留りを向上させるこ
とが可能になる。
以上、本発明の実施例について述べたが、本発
明はこれに限定されるものではなく、更に変形可
能なものである。例えば、第8図に示す如く、鍔
状部分14を円板状に形成してもよい。またリー
ド部材11の他端部11bに大きな鍔状部分を設
け、これにより、金属片6を省く構成としてもよ
い。また鍔状部分14の形状を外周縁が六角形等
の多角形となるようにしてもよい。また、近接さ
せて2つの鍔状部分14を設け、いずれもチツプ
5上に置くようにしてもよい。また、リードフレ
ームを使用しない場合にも適用可能である。
【図面の簡単な説明】
第1図〜第3図は従来の整流素子の製造を示す
ものであり、第1図は整流素子の各部の配置を示
す第3図の―線に相当する断面図、第2図は
ろう接後の整流素子を示す断面図、第3図はリー
ドフレームから切断前の整流素子の平面図であ
る。第4図〜第7図は本発明の実施例に係わる整
流素子の製造を示すものであり、第4図は各部の
配置を示す第6図の―線に相当する部分の断
面図、第5図はろう接後の整流素子の断面図、第
6図はリードフレームの状態の平面図、第7図は
第4図の左側面の一部に相当する側面図である。
第8図は内部リード部材の変形例を示す正面図で
ある。 尚図面に用いられている符号に於いて、1は基
板、2,3,4は外部リード部材、5はダイオー
ドチツプ、6は金属片、7,8,9,10は半田
片、11は内部リード部材、12は合成樹脂、1
3は水平部分、14は鍔状部分である。

Claims (1)

  1. 【特許請求の範囲】 1 導電性基板の上にろう材片を介して半導体チ
    ツプを載置し、棒状の内部リード部材の一端部を
    前記半導体チツプの上に配し、前記内部リード部
    材の他端部を外部リード部材の上に配し、前記内
    部リード部材の一端部及び他端部の下又はその近
    傍にろう材片を置き、且つ前記半導体チツプの表
    面と同一方向に伸びるように前記内部リード部材
    を水平に保持したものを加熱炉に入れ、前記基板
    と前記半導体チツプとの間、前記半導体チツプと
    前記内部リード部材との間、及び前記内部リード
    部材と前記外部リード部材との間を同時にろう接
    する半導体素子のリード部材の接続方法に於い
    て、 前記内部リード部材として少なくとも一端部に
    鍔状部を有するものを使用し、前記鍔状部を前記
    半導体チツプの上面の縁から離れた前記上面の中
    央部上に配置することを特徴とする半導体素子の
    リード部材の接続方法。
JP57082583A 1982-05-17 1982-05-17 半導体素子のリ−ド部材の接続方法 Granted JPS58199534A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57082583A JPS58199534A (ja) 1982-05-17 1982-05-17 半導体素子のリ−ド部材の接続方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57082583A JPS58199534A (ja) 1982-05-17 1982-05-17 半導体素子のリ−ド部材の接続方法

Publications (2)

Publication Number Publication Date
JPS58199534A JPS58199534A (ja) 1983-11-19
JPH0136702B2 true JPH0136702B2 (ja) 1989-08-02

Family

ID=13778498

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57082583A Granted JPS58199534A (ja) 1982-05-17 1982-05-17 半導体素子のリ−ド部材の接続方法

Country Status (1)

Country Link
JP (1) JPS58199534A (ja)

Also Published As

Publication number Publication date
JPS58199534A (ja) 1983-11-19

Similar Documents

Publication Publication Date Title
US3902148A (en) Semiconductor lead structure and assembly and method for fabricating same
US7221045B2 (en) Flat chip semiconductor device and manufacturing method thereof
US4994412A (en) Self-centering electrode for power devices
US4935803A (en) Self-centering electrode for power devices
JP4557804B2 (ja) 半導体装置及びその製造方法
JPS60167454A (ja) 半導体装置
KR100343150B1 (ko) 금속터미널을구비하는전력반도체모쥴,전력반도체모쥴의금속터미널제조방법및전력반도체모쥴의제조방법
US3297855A (en) Method of bonding
JPH0136702B2 (ja)
WO1991000617A1 (en) Low inductance encapsulated package including a semiconductor chip
JP2001094004A (ja) 半導体装置、外部接続端子構造体及び半導体装置の製造方法
JPH0135498B2 (ja)
JP3446829B2 (ja) 半導体装置
JPH0525236Y2 (ja)
JPS62263665A (ja) リ−ドフレ−ムおよびそれを用いた半導体装置
JPS58161355A (ja) 半導体整流素子
JPH0794674A (ja) 半導体装置およびその製造方法
JPS5856428A (ja) 半導体装置
JPH0626222B2 (ja) 半導体チツプのダイボンデイング方法
JPS6244545Y2 (ja)
JPS5842764A (ja) メツキ方法
JPH0685147A (ja) 電子機器およびその製造方法
JPH0565052B2 (ja)
JPS5996742A (ja) 半田付け方法
JPS5823941B2 (ja) 半導体パッケ−ジの製造方法