JPH0136131B2 - - Google Patents

Info

Publication number
JPH0136131B2
JPH0136131B2 JP15289681A JP15289681A JPH0136131B2 JP H0136131 B2 JPH0136131 B2 JP H0136131B2 JP 15289681 A JP15289681 A JP 15289681A JP 15289681 A JP15289681 A JP 15289681A JP H0136131 B2 JPH0136131 B2 JP H0136131B2
Authority
JP
Japan
Prior art keywords
store
address
store request
request
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP15289681A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5854477A (ja
Inventor
Akira Yagishita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15289681A priority Critical patent/JPS5854477A/ja
Publication of JPS5854477A publication Critical patent/JPS5854477A/ja
Publication of JPH0136131B2 publication Critical patent/JPH0136131B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP15289681A 1981-09-29 1981-09-29 主記憶制御方法 Granted JPS5854477A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15289681A JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15289681A JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Publications (2)

Publication Number Publication Date
JPS5854477A JPS5854477A (ja) 1983-03-31
JPH0136131B2 true JPH0136131B2 (enrdf_load_stackoverflow) 1989-07-28

Family

ID=15550494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15289681A Granted JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Country Status (1)

Country Link
JP (1) JPS5854477A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136874A (ja) * 1983-12-26 1985-07-20 Hitachi Ltd ベクトル処理装置
GB8401804D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Data storage apparatus

Also Published As

Publication number Publication date
JPS5854477A (ja) 1983-03-31

Similar Documents

Publication Publication Date Title
US3771138A (en) Apparatus and method for serializing instructions from two independent instruction streams
US3728692A (en) Instruction selection in a two-program counter instruction unit
FI77124B (fi) Minnesstyrenhet med parallellbehandlade koeer.
JP2653037B2 (ja) データ処理システム
US4152763A (en) Control system for central processing unit with plural execution units
US4677549A (en) Pipelined data processor system having increased processing speed
US5526496A (en) Method and apparatus for priority arbitration among devices in a computer system
US4803653A (en) Memory control system
JPH0136131B2 (enrdf_load_stackoverflow)
US6647450B1 (en) Multiprocessor computer systems with command FIFO buffer at each target device
JPS5941215B2 (ja) 主記憶装置書込み制御方式
JPH0850560A (ja) ライト及び／もしくはリードアクセス優先順位管理装置
JP2643931B2 (ja) 情報処理装置
USRE34282E (en) Memory control system
JPH0323940B2 (enrdf_load_stackoverflow)
JPH064305A (ja) プロセッサのレジスタ入替え判別回路
RU2101759C1 (ru) Вычислительное устройство с чередующимся обслуживанием нескольких командных потоков
JPH10171770A (ja) マルチプロセッサシステム
JPS6391756A (ja) 記憶装置の部分書き込み命令処理方式
JPH06332867A (ja) バス・インタフェース内部バッファ制御方式
JP2913702B2 (ja) マルチプロセッサシステムのアクセス受付制御方式
JPS6246353A (ja) メモリ読出し方式
JPS6349815B2 (enrdf_load_stackoverflow)
JPH0535507A (ja) 中央処理装置
JPS58151652A (ja) パイプライン制御デ−タ処理装置