JPS6349815B2 - - Google Patents
Info
- Publication number
- JPS6349815B2 JPS6349815B2 JP58009882A JP988283A JPS6349815B2 JP S6349815 B2 JPS6349815 B2 JP S6349815B2 JP 58009882 A JP58009882 A JP 58009882A JP 988283 A JP988283 A JP 988283A JP S6349815 B2 JPS6349815 B2 JP S6349815B2
- Authority
- JP
- Japan
- Prior art keywords
- interrupt
- memory
- computer
- address
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58009882A JPS59136862A (ja) | 1983-01-26 | 1983-01-26 | マルチコンピユ−タシステムにおける割込み制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58009882A JPS59136862A (ja) | 1983-01-26 | 1983-01-26 | マルチコンピユ−タシステムにおける割込み制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS59136862A JPS59136862A (ja) | 1984-08-06 |
JPS6349815B2 true JPS6349815B2 (enrdf_load_stackoverflow) | 1988-10-05 |
Family
ID=11732521
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58009882A Granted JPS59136862A (ja) | 1983-01-26 | 1983-01-26 | マルチコンピユ−タシステムにおける割込み制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS59136862A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62243058A (ja) * | 1986-04-15 | 1987-10-23 | Fanuc Ltd | マルチプロセツサシステムの割込制御方法 |
-
1983
- 1983-01-26 JP JP58009882A patent/JPS59136862A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS59136862A (ja) | 1984-08-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0474253A2 (en) | Register circuit for copying contents of one register into another register | |
US4282572A (en) | Multiprocessor memory access system | |
JPH04306748A (ja) | 情報処理装置 | |
KR950010529B1 (ko) | 프로세서간 통신을 위한 메모리 공유 장치 | |
JP2595277B2 (ja) | メモリ管理装置 | |
JPS6349815B2 (enrdf_load_stackoverflow) | ||
JPH0731666B2 (ja) | プロセッサ間通信方式 | |
JPH0227696B2 (ja) | Johoshorisochi | |
US6484238B1 (en) | Apparatus and method for detecting snoop hits on victim lines issued to a higher level cache | |
JPS61165170A (ja) | バス制御方式 | |
JP3226557B2 (ja) | マルチプロセッサシステム | |
JPH0330175B2 (enrdf_load_stackoverflow) | ||
JP2929631B2 (ja) | プロセッサ間通信装置 | |
JPS592058B2 (ja) | 記憶装置 | |
JPS6125178B2 (enrdf_load_stackoverflow) | ||
JPH0962633A (ja) | ネットワーク制御装置 | |
JPS6370994A (ja) | 半導体集積回路装置 | |
JPS6257050A (ja) | 共有メモリ装置 | |
JPH0528090A (ja) | メモリ制御装置 | |
JPS6347867A (ja) | デユアルcpu間通信方式 | |
JP3219422B2 (ja) | キャッシュメモリ制御方式 | |
JPS6391756A (ja) | 記憶装置の部分書き込み命令処理方式 | |
JPS6130300B2 (enrdf_load_stackoverflow) | ||
KR960007835B1 (ko) | 다중 프로세서의 공통 메모리 억세스 장치 | |
JPH06309272A (ja) | メモリアクセス方法 |