JPS5854477A - 主記憶制御方法 - Google Patents

主記憶制御方法

Info

Publication number
JPS5854477A
JPS5854477A JP15289681A JP15289681A JPS5854477A JP S5854477 A JPS5854477 A JP S5854477A JP 15289681 A JP15289681 A JP 15289681A JP 15289681 A JP15289681 A JP 15289681A JP S5854477 A JPS5854477 A JP S5854477A
Authority
JP
Japan
Prior art keywords
store
address
request
main storage
store request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP15289681A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0136131B2 (enrdf_load_stackoverflow
Inventor
Akira Yagishita
柳下　晃
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP15289681A priority Critical patent/JPS5854477A/ja
Publication of JPS5854477A publication Critical patent/JPS5854477A/ja
Publication of JPH0136131B2 publication Critical patent/JPH0136131B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
JP15289681A 1981-09-29 1981-09-29 主記憶制御方法 Granted JPS5854477A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP15289681A JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15289681A JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Publications (2)

Publication Number Publication Date
JPS5854477A true JPS5854477A (ja) 1983-03-31
JPH0136131B2 JPH0136131B2 (enrdf_load_stackoverflow) 1989-07-28

Family

ID=15550494

Family Applications (1)

Application Number Title Priority Date Filing Date
JP15289681A Granted JPS5854477A (ja) 1981-09-29 1981-09-29 主記憶制御方法

Country Status (1)

Country Link
JP (1) JPS5854477A (enrdf_load_stackoverflow)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136874A (ja) * 1983-12-26 1985-07-20 Hitachi Ltd ベクトル処理装置
JPS60160457A (ja) * 1984-01-24 1985-08-22 インターナシヨナル　コンピユーターズ　リミテツド データ記憶装置

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60136874A (ja) * 1983-12-26 1985-07-20 Hitachi Ltd ベクトル処理装置
JPS60160457A (ja) * 1984-01-24 1985-08-22 インターナシヨナル　コンピユーターズ　リミテツド データ記憶装置

Also Published As

Publication number Publication date
JPH0136131B2 (enrdf_load_stackoverflow) 1989-07-28

Similar Documents

Publication Publication Date Title
US5293500A (en) Parallel processing method and apparatus
US5935233A (en) Computer system with a switch interconnector for computer devices
US5978872A (en) Method and system for concurrent computer transaction processing
CN111258935B (zh) 数据传输装置和方法
AU604330B2 (en) Node for servicing interrupt request messages on a pended bus
JPS5916063A (ja) デ−タ・ロ−テ−シヨン装置を有する記憶装置制御器
US4482950A (en) Single-chip microcomputer
EP1569091A2 (en) Vector processing apparatus with instruction re-ordering
JP3400458B2 (ja) 情報処理装置
US7865644B2 (en) Method and apparatus for attaching multiple slave devices to a single bus controller interface while supporting command pipelining
US5509125A (en) System and method for fair arbitration on a multi-domain multiprocessor bus
US6738837B1 (en) Digital system with split transaction memory access
EP0309330B1 (en) Access priority control system for main storage for computer
US5218688A (en) Data processing system with memory-access priority control
CN111258769A (zh) 数据传输装置和方法
JPS5854477A (ja) 主記憶制御方法
US5568631A (en) Multiprocessor system with a shared control store accessed with predicted addresses
JP3808525B2 (ja) ライト及び／もしくはリードアクセス優先順位管理装置
US5826045A (en) Arbitration parking apparatus and method for a split transaction bus in a multiprocessor computer system
US5513367A (en) Multiprocessor system having respective bus interfaces that transfer data at the same time
JPS6227837A (ja) 主記憶アクセス方式
JPH0330175B2 (enrdf_load_stackoverflow)
KR900001999B1 (ko) 멀티프로세서 시스템(multiprocessor system)
JPH0434629A (ja) メモリアクセス制御装置のビジーチェック方式
JP2555123B2 (ja) メモリアクセス管理方式