JPH0118465B2 - - Google Patents

Info

Publication number
JPH0118465B2
JPH0118465B2 JP58116120A JP11612083A JPH0118465B2 JP H0118465 B2 JPH0118465 B2 JP H0118465B2 JP 58116120 A JP58116120 A JP 58116120A JP 11612083 A JP11612083 A JP 11612083A JP H0118465 B2 JPH0118465 B2 JP H0118465B2
Authority
JP
Japan
Prior art keywords
address
translation
virtual
real
prefix
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58116120A
Other languages
English (en)
Japanese (ja)
Other versions
JPS608971A (ja
Inventor
Kazutoshi Eguchi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58116120A priority Critical patent/JPS608971A/ja
Publication of JPS608971A publication Critical patent/JPS608971A/ja
Publication of JPH0118465B2 publication Critical patent/JPH0118465B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP58116120A 1983-06-29 1983-06-29 中央処理装置 Granted JPS608971A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58116120A JPS608971A (ja) 1983-06-29 1983-06-29 中央処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58116120A JPS608971A (ja) 1983-06-29 1983-06-29 中央処理装置

Publications (2)

Publication Number Publication Date
JPS608971A JPS608971A (ja) 1985-01-17
JPH0118465B2 true JPH0118465B2 (enrdf_load_stackoverflow) 1989-04-05

Family

ID=14679186

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58116120A Granted JPS608971A (ja) 1983-06-29 1983-06-29 中央処理装置

Country Status (1)

Country Link
JP (1) JPS608971A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9058292B2 (en) 2004-12-29 2015-06-16 Intel Corporation System and method for one step address translation of graphics addresses in virtualization

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT976393B (it) * 1972-03-31 1974-08-20 Ibm Sistema multielaboratore perfezionato
JPS52120728A (en) * 1976-04-05 1977-10-11 Agency Of Ind Science & Technol Sharing data control system of poly processor system
US4456954A (en) * 1981-06-15 1984-06-26 International Business Machines Corporation Virtual machine system with guest architecture emulation using hardware TLB's for plural level address translations

Also Published As

Publication number Publication date
JPS608971A (ja) 1985-01-17

Similar Documents

Publication Publication Date Title
US5280598A (en) Cache memory and bus width control circuit for selectively coupling peripheral devices
US4218743A (en) Address translation apparatus
JPH0137773B2 (enrdf_load_stackoverflow)
KR910003498A (ko) 마이크로 프로세서
JPH0118465B2 (enrdf_load_stackoverflow)
JPH04241046A (ja) システムアドレス空間のアドレス生成機構
JPS59173828A (ja) デ−タ処理システム
JPS60129856A (ja) メモリ制御回路
JPS6360427B2 (enrdf_load_stackoverflow)
JPH05189352A (ja) Ｉ／ｏアドレス変換方式
JPH0344748A (ja) メモリデータ読出制御方式
JPS5836380B2 (ja) マルチプロセツサ・システムにおけるダイレクト・メモリ・アクセス方式
JPS62168257A (ja) メモリを共用するマルチプロセツサシステム
JPS6356746A (ja) 仮想計算機におけるペ−ジングバイパス方式
JPS6143744B2 (enrdf_load_stackoverflow)
JPS61288260A (ja) マルチコンピユ−タシステム
JPS6272042A (ja) キヤツシユメモリ
JPH02100154A (ja) 仮想記憶のアドレス変換装置
JPS63271567A (ja) 非対称密結合マルチプロセツサシステム
JPS6073759A (ja) アドレス変換バッファ
JPS6331816B2 (enrdf_load_stackoverflow)
JPH0449446A (ja) 複数キャッシュ制御方式
JPH0528857B2 (enrdf_load_stackoverflow)
JPS58181134A (ja) デ−タ転送回路
JPH0812640B2 (ja) アドレス変換方法および装置