JP6958210B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP6958210B2 JP6958210B2 JP2017197569A JP2017197569A JP6958210B2 JP 6958210 B2 JP6958210 B2 JP 6958210B2 JP 2017197569 A JP2017197569 A JP 2017197569A JP 2017197569 A JP2017197569 A JP 2017197569A JP 6958210 B2 JP6958210 B2 JP 6958210B2
- Authority
- JP
- Japan
- Prior art keywords
- electrode layer
- electrode
- semiconductor device
- igbt
- region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
Landscapes
- Electrodes Of Semiconductors (AREA)
Description
20、40:半導体装置
20':比較例の半導体装置
22、42:半導体基板
22a:IGBT領域
22b:ダイオード領域
24、44:上面電極
24a:第1電極層
24b:第2電極層
24c:第3電極層
26、46:下面電極
30:封止体
35:はんだ層
D:欠損
E:電子の流れる方向
T:温度勾配の方向
Claims (1)
- 半導体基板と、
前記半導体基板の上面に設けられた上面電極と、
前記半導体基板の下面に設けられた下面電極と、を備え、
前記半導体基板には、IGBTが形成されたIGBT領域と、前記IGBTに対する逆導通ダイオードが形成されたダイオード領域とが、前記上面電極と前記下面電極との間で並列に設けられており、
前記上面電極は、
前記IGBT領域と前記ダイオード領域との両者を覆うように、前記半導体基板の上面上に設けられた第1電極層と、
前記ダイオード領域を覆うとともに前記IGBT領域の少なくとも一部を覆わないように、前記第1電極層上に設けられた第2電極層と、
前記IGBT領域と前記ダイオード領域との両者を覆うように、前記第1電極層及び第2電極層上に設けられた第3電極層と、を有し、
前記第2電極層を構成する材料は、前記第3電極層を構成する材料よりも、電気伝導率と熱伝導率との少なくとも一方が低い、
半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017197569A JP6958210B2 (ja) | 2017-10-11 | 2017-10-11 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017197569A JP6958210B2 (ja) | 2017-10-11 | 2017-10-11 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2019071381A JP2019071381A (ja) | 2019-05-09 |
JP6958210B2 true JP6958210B2 (ja) | 2021-11-02 |
Family
ID=66441921
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017197569A Active JP6958210B2 (ja) | 2017-10-11 | 2017-10-11 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP6958210B2 (ja) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2024006355A (ja) * | 2022-07-01 | 2024-01-17 | 株式会社デンソー | 半導体装置 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2015106695A (ja) * | 2013-12-02 | 2015-06-08 | 株式会社東芝 | 半導体装置及びその製造方法 |
JP6245107B2 (ja) * | 2014-08-06 | 2017-12-13 | トヨタ自動車株式会社 | 半導体装置及び半導体装置の製造方法 |
JP2016046480A (ja) * | 2014-08-26 | 2016-04-04 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
JP6658021B2 (ja) * | 2016-02-03 | 2020-03-04 | 株式会社デンソー | 半導体装置 |
-
2017
- 2017-10-11 JP JP2017197569A patent/JP6958210B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
JP2019071381A (ja) | 2019-05-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6230660B2 (ja) | 電力用半導体モジュール | |
US9762140B2 (en) | Semiconductor device | |
US8168985B2 (en) | Semiconductor module including a switch and non-central diode | |
JP2000200906A5 (ja) | ||
WO2015029159A1 (ja) | 半導体装置 | |
JP7139881B2 (ja) | 半導体装置 | |
JP2017098276A (ja) | 半導体装置、およびそれを用いたオルタネータ | |
JP5589342B2 (ja) | 半導体装置 | |
US9607961B2 (en) | Semiconductor device | |
JP5777580B2 (ja) | 端子ボックス | |
US20170162482A1 (en) | Semiconductor device | |
JP2020047750A (ja) | 半導体装置 | |
JP2019216189A (ja) | 半導体装置 | |
JP6958210B2 (ja) | 半導体装置 | |
US8921989B2 (en) | Power electronics modules with solder layers having reduced thermal stress | |
US10741550B2 (en) | Reverse-conducting insulated gate bipolar transistor | |
US11450647B2 (en) | Semiconductor module and semiconductor device including the same | |
JP7540600B2 (ja) | 半導体装置 | |
JP7010036B2 (ja) | 半導体モジュール | |
JP2011060883A (ja) | 絶縁ゲートトランジスタ | |
JP2020188167A (ja) | 半導体装置 | |
JP2020061455A (ja) | 半導体装置 | |
JP7159609B2 (ja) | 半導体装置 | |
US11276627B2 (en) | Semiconductor device | |
JP2018067625A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200401 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200929 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210812 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210907 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210920 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6958210 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |