JP6489483B2 - プラズマ処理方法 - Google Patents
プラズマ処理方法 Download PDFInfo
- Publication number
- JP6489483B2 JP6489483B2 JP2016045343A JP2016045343A JP6489483B2 JP 6489483 B2 JP6489483 B2 JP 6489483B2 JP 2016045343 A JP2016045343 A JP 2016045343A JP 2016045343 A JP2016045343 A JP 2016045343A JP 6489483 B2 JP6489483 B2 JP 6489483B2
- Authority
- JP
- Japan
- Prior art keywords
- plasma
- main surface
- mask
- substrate
- gas
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3081—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their composition, e.g. multilayer masks, materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/268—Bombardment with radiation with high-energy radiation using electromagnetic radiation, e.g. laser radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
- H01L21/30655—Plasma etching; Reactive-ion etching comprising alternated and repeated etching and passivation steps, e.g. Bosch process
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/308—Chemical or electrical treatment, e.g. electrolytic etching using masks
- H01L21/3083—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/3086—Chemical or electrical treatment, e.g. electrolytic etching using masks characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane characterised by the process involved to create the mask, e.g. lift-off masks, sidewalls, or to modify the mask, e.g. pre-treatment, post-treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31127—Etching organic layers
- H01L21/31133—Etching organic layers by chemical means
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67109—Apparatus for thermal treatment mainly by convection
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/67005—Apparatus not specifically provided for elsewhere
- H01L21/67011—Apparatus for manufacture or treatment
- H01L21/67098—Apparatus for thermal treatment
- H01L21/67115—Apparatus for thermal treatment mainly by radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6831—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using electrostatic chucks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68742—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by a lifting arrangement, e.g. lift pins
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/687—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches
- H01L21/68714—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support
- H01L21/68785—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using mechanical means, e.g. chucks, clamps or pinches the wafers being placed on a susceptor, stage or support characterised by the mechanical construction of the susceptor, stage or support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Plasma & Fusion (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- High Energy & Nuclear Physics (AREA)
- Electromagnetism (AREA)
- Optics & Photonics (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Drying Of Semiconductors (AREA)
- Dicing (AREA)
Description
次に、真空チャンバ203内の処理空間に、ガス導入口203aを介して、プロセスガス源212から第1ガスが導入される。第1ガスの組成は、特に限定されないが、例えばアルゴンガスであることが好ましい。
第1プラズマ工程に引き続き、真空チャンバ203の内側の処理空間に、ガス導入口203aを介して、プロセスガス源212から第2ガスが導入される。続いて、アンテナ209に第1高周波電源210Aから電力を供給すると、磁場が生成し、第2ガスから第2プラズマが生成する。第2プラズマ工程は、被処理領域R2をエッチングして半導体基板10をダイシングし、個片化する工程である。
次に、マスク30Mを除去するアッシング工程を行ってもよい(図2(f))。アッシング工程は、第2プラズマ工程が行われた処理空間内で引き続き行うことができる。アッシング用のプロセスガス(例えば、酸素ガス)は、ガス導入口203aを介してアッシングガス源213から処理空間内に導入される。所定圧力に維持された処理空間内に高周波電力を供給すると、プラズマが発生し、素子チップ11の表面からマスク30Mが除去される。
Claims (8)
- 第1主面および前記第1主面の反対側の第2主面を備える基板の前記第1主面に樹脂フィルムを貼り付ける貼り付け工程と、
前記樹脂フィルムをパターニングして、前記基板の被処理領域を露出させる開口部を有するマスクを形成するパターニング工程と、
第1ガスを含む減圧雰囲気中で、前記第1ガスの第1プラズマを生成させて、前記マスクを前記第1プラズマに晒すことにより、前記マスクと前記第1主面との間の空隙を減少させる第1プラズマ工程と、
第2ガスを含む雰囲気中で、前記第2ガスから第2プラズマを生成させて、前記開口部から露出する前記被処理領域を前記第2プラズマに晒すことにより、前記被処理領域をエッチングする第2プラズマ工程と、を有する、プラズマ処理方法。 - 前記第1プラズマ工程が、前記マスクを前記第1プラズマで加熱して、前記マスクの少なくとも一部を軟化させることを含む、請求項1に記載のプラズマ処理方法。
- 前記第1ガスが、アルゴン、酸素、窒素およびヘリウムよりなる群から選択される少なくとも1種を含む、請求項1または2に記載のプラズマ処理方法。
- 前記第1ガスを含む減圧雰囲気の圧力が、0.1Pa〜100Paである、請求項1〜3のいずれか1項に記載のプラズマ処理方法。
- 前記第1プラズマ工程と前記第2プラズマ工程とが、同じ空間内で連続して行われる、請求項1〜4のいずれか1項に記載のプラズマ処理方法。
- 前記パターニング工程が、ウェットエッチングにより、前記樹脂フィルムの前記開口部に対応する部分を除去することを含む、請求項1〜5のいずれか1項に記載のプラズマ処理方法。
- 前記パターニング工程が、レーザによるスクライビングにより、前記樹脂フィルムの前記開口部に対応する部分を除去することを含む、請求項1〜5のいずれか1項に記載のプラズマ処理方法。
- 前記第2プラズマ工程が、前記被処理領域を前記第1主面から前記第2主面までエッチングして、前記基板を個片化することを含む、請求項1〜7のいずれか1項に記載のプラズマ処理方法。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016045343A JP6489483B2 (ja) | 2016-03-09 | 2016-03-09 | プラズマ処理方法 |
US15/427,198 US20170263461A1 (en) | 2016-03-09 | 2017-02-08 | Plasma processing method |
CN201710091515.0A CN107180754B (zh) | 2016-03-09 | 2017-02-20 | 等离子体处理方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2016045343A JP6489483B2 (ja) | 2016-03-09 | 2016-03-09 | プラズマ処理方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017162959A JP2017162959A (ja) | 2017-09-14 |
JP6489483B2 true JP6489483B2 (ja) | 2019-03-27 |
Family
ID=59788015
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2016045343A Active JP6489483B2 (ja) | 2016-03-09 | 2016-03-09 | プラズマ処理方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20170263461A1 (ja) |
JP (1) | JP6489483B2 (ja) |
CN (1) | CN107180754B (ja) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102543915B1 (ko) * | 2018-04-09 | 2023-06-16 | 삼성디스플레이 주식회사 | 기판 가공 장치 및 기판 가공 방법 |
CN109671672A (zh) * | 2018-12-06 | 2019-04-23 | 武汉华星光电半导体显示技术有限公司 | 一种柔性基板切割方法 |
JP2021015938A (ja) * | 2019-07-16 | 2021-02-12 | 株式会社ディスコ | 水溶性の樹脂シート及びウェーハの加工方法 |
WO2021192696A1 (ja) * | 2020-03-25 | 2021-09-30 | 富士フイルム株式会社 | 構造体の製造方法及び構造体 |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08220776A (ja) * | 1995-02-13 | 1996-08-30 | Mitsubishi Rayon Co Ltd | レジストパターン形成方法 |
JP2000215795A (ja) * | 1999-01-22 | 2000-08-04 | Fuji Seisakusho:Kk | プラズマディスプレイパネルの製造方法 |
JP2000294900A (ja) * | 1999-04-02 | 2000-10-20 | Dainippon Printing Co Ltd | 配線基板の加工方法 |
JP2001033786A (ja) * | 1999-07-23 | 2001-02-09 | Sharp Corp | 液晶表示装置およびその製造方法 |
JP2001144415A (ja) * | 1999-11-12 | 2001-05-25 | Hitachi Ltd | 高密度プリント配線基板の製造方法及びその製造装置 |
JP2002268057A (ja) * | 2001-03-06 | 2002-09-18 | Omron Corp | マイクロ凹凸パターンを有する樹脂薄膜を備えた光学素子、反射板の製造方法及び装置 |
JP4801553B2 (ja) * | 2006-09-28 | 2011-10-26 | 東京エレクトロン株式会社 | エッチング方法及び半導体デバイスの製造方法 |
JP4840200B2 (ja) * | 2007-03-09 | 2011-12-21 | パナソニック株式会社 | 半導体チップの製造方法 |
JP5246001B2 (ja) * | 2009-04-10 | 2013-07-24 | パナソニック株式会社 | 基板の加工方法および半導体チップの製造方法ならびに樹脂接着層付き半導体チップの製造方法 |
US8999184B2 (en) * | 2012-08-03 | 2015-04-07 | Lam Research Corporation | Method for providing vias |
CN103065941A (zh) * | 2012-12-26 | 2013-04-24 | 无锡沃浦光电传感科技有限公司 | 半导体器件制备台面缓坡的方法 |
US9299611B2 (en) * | 2014-01-29 | 2016-03-29 | Applied Materials, Inc. | Method of wafer dicing using hybrid laser scribing and plasma etch approach with mask plasma treatment for improved mask etch resistance |
-
2016
- 2016-03-09 JP JP2016045343A patent/JP6489483B2/ja active Active
-
2017
- 2017-02-08 US US15/427,198 patent/US20170263461A1/en not_active Abandoned
- 2017-02-20 CN CN201710091515.0A patent/CN107180754B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN107180754A (zh) | 2017-09-19 |
US20170263461A1 (en) | 2017-09-14 |
JP2017162959A (ja) | 2017-09-14 |
CN107180754B (zh) | 2021-12-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6994646B2 (ja) | 素子チップの製造方法 | |
JP6489483B2 (ja) | プラズマ処理方法 | |
JP6524562B2 (ja) | 素子チップおよびその製造方法 | |
JP6575874B2 (ja) | 素子チップの製造方法 | |
JP6524534B2 (ja) | 素子チップの製造方法 | |
JP6604476B2 (ja) | 素子チップの製造方法 | |
JP2017216301A (ja) | 素子チップの製造方法 | |
JP2018088492A (ja) | 被加工物の固定方法、及び被加工物の加工方法 | |
JP2019114712A (ja) | 素子チップの製造方法 | |
CN107452597A (zh) | 元件芯片的制造方法 | |
JP6573231B2 (ja) | プラズマ処理方法 | |
JP6485702B2 (ja) | プラズマ処理方法および電子部品の製造方法 | |
JP2017163070A (ja) | 素子チップおよびその製造方法 | |
JP5352777B2 (ja) | 水晶デバイスの製造方法 | |
JP7170261B2 (ja) | 素子チップの製造方法 | |
US10964597B2 (en) | Element chip manufacturing method | |
JP2017163071A (ja) | 素子チップおよびその製造方法 | |
JP2019160883A (ja) | 素子チップの製造方法 | |
US9941167B2 (en) | Method for manufacturing element chip | |
JP7281764B2 (ja) | 素子チップの製造方法 | |
JP7213477B2 (ja) | 素子チップの製造方法 | |
JP7296601B2 (ja) | 素子チップの洗浄方法および素子チップの製造方法 | |
JP7214309B2 (ja) | ウェーハの加工方法 | |
JP2020053472A (ja) | 素子チップの製造方法 | |
JP2021144999A (ja) | エッチング方法および素子チップの製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20180223 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20180223 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20181210 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20190129 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20190215 |
|
R151 | Written notification of patent or utility model registration |
Ref document number: 6489483 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |