JP6482866B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP6482866B2
JP6482866B2 JP2014266140A JP2014266140A JP6482866B2 JP 6482866 B2 JP6482866 B2 JP 6482866B2 JP 2014266140 A JP2014266140 A JP 2014266140A JP 2014266140 A JP2014266140 A JP 2014266140A JP 6482866 B2 JP6482866 B2 JP 6482866B2
Authority
JP
Japan
Prior art keywords
pressure
adhesive sheet
sensitive adhesive
semiconductor
semiconductor chips
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2014266140A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016127116A (ja
JP2016127116A5 (enExample
Inventor
岡本　直也
直也 岡本
明徳 佐藤
明徳 佐藤
泰史 藤本
泰史 藤本
利彰 毛受
利彰 毛受
忠知 山田
忠知 山田
仁彦 河崎
仁彦 河崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lintec Corp
Original Assignee
Lintec Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lintec Corp filed Critical Lintec Corp
Priority to JP2014266140A priority Critical patent/JP6482866B2/ja
Priority to TW104143856A priority patent/TWI695421B/zh
Publication of JP2016127116A publication Critical patent/JP2016127116A/ja
Publication of JP2016127116A5 publication Critical patent/JP2016127116A5/ja
Application granted granted Critical
Publication of JP6482866B2 publication Critical patent/JP6482866B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/93—Batch processes
    • H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04105—Bonding areas formed on an encapsulation of the semiconductor or solid-state body, e.g. bonding areas on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/12105—Bump connectors formed on an encapsulation of the semiconductor or solid-state body, e.g. bumps on chip-scale packages
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/18—High density interconnect [HDI] connectors; Manufacturing methods related thereto
    • H01L2224/19—Manufacturing methods of high density interconnect preforms
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/93—Batch processes
    • H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
    • H01L2224/96—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being encapsulated in a common layer, e.g. neo-wafer or pseudo-wafer, said common layer being separable into individual assemblies after connecting

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Dicing (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
JP2014266140A 2014-12-26 2014-12-26 半導体装置の製造方法 Active JP6482866B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2014266140A JP6482866B2 (ja) 2014-12-26 2014-12-26 半導体装置の製造方法
TW104143856A TWI695421B (zh) 2014-12-26 2015-12-25 半導體裝置之製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014266140A JP6482866B2 (ja) 2014-12-26 2014-12-26 半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2016127116A JP2016127116A (ja) 2016-07-11
JP2016127116A5 JP2016127116A5 (enExample) 2017-11-24
JP6482866B2 true JP6482866B2 (ja) 2019-03-13

Family

ID=56359712

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014266140A Active JP6482866B2 (ja) 2014-12-26 2014-12-26 半導体装置の製造方法

Country Status (2)

Country Link
JP (1) JP6482866B2 (enExample)
TW (1) TWI695421B (enExample)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20200033221A (ko) * 2017-08-04 2020-03-27 린텍 가부시키가이샤 반도체 장치의 제조 방법
JP7093630B2 (ja) * 2017-12-27 2022-06-30 リンテック株式会社 離間装置および離間方法
KR102799377B1 (ko) * 2018-03-07 2025-04-22 린텍 가부시키가이샤 익스팬드 방법, 반도체 장치의 제조 방법, 및 점착 시트
JP7250468B6 (ja) * 2018-10-12 2023-04-25 三井化学株式会社 電子装置の製造方法および粘着性フィルム
JP7334063B2 (ja) * 2019-05-24 2023-08-28 株式会社ディスコ モールドチップの製造方法
JP2021034398A (ja) * 2019-08-14 2021-03-01 株式会社ジャパンディスプレイ 素子移載装置、素子移載方法
KR102351045B1 (ko) * 2019-12-19 2022-01-14 한국기계연구원 마이크로 소자의 간격 조절 전사방법

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005243910A (ja) * 2004-02-26 2005-09-08 Lintec Corp 半導体チップの製造方法
JP2006203079A (ja) * 2005-01-21 2006-08-03 Sharp Corp 半導体装置および半導体装置の製造方法
JP5518502B2 (ja) * 2009-01-27 2014-06-11 シチズン電子株式会社 発光ダイオードの製造方法
WO2014002535A1 (ja) * 2012-06-29 2014-01-03 シャープ株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
JP2016127116A (ja) 2016-07-11
TWI695421B (zh) 2020-06-01
TW201635361A (zh) 2016-10-01

Similar Documents

Publication Publication Date Title
JP6482866B2 (ja) 半導体装置の製造方法
JP6482865B2 (ja) 半導体装置の製造方法
JP6580447B2 (ja) 粘着シート及び半導体装置の製造方法
JP6669674B2 (ja) 粘着シートおよび半導体装置の製造方法
JP7317187B2 (ja) 半導体装置の製造方法
KR20140107141A (ko) 반도체 칩의 제조 방법
JP4503429B2 (ja) 半導体装置の製造方法
JP6983775B2 (ja) 半導体装置の製造方法
JP2006203133A (ja) チップ体の製造方法、デバイスの製造方法およびチップ体固着用粘接着シート
US20180233470A1 (en) Handling thin wafer during chip manufacture
TWI601218B (zh) 具有高溫塗層之晶片封裝構造之製造方法
JP6438791B2 (ja) 半導体装置の製造方法
JP4725639B2 (ja) 半導体装置の製造方法
KR20140017544A (ko) 다이싱 테이프 상에 사전 절단 웨이퍼가 도포된 언더필 필름
JP6698647B2 (ja) 半導体装置の製造方法
WO2017077809A1 (ja) 半導体装置の製造方法
JP6058414B2 (ja) 半導体チップの製造方法
JP2017084903A (ja) 半導体装置の製造方法
JP7065035B2 (ja) 半導体装置の製造方法
JP2011171643A (ja) 半導体装置の製造方法
JP2010147356A (ja) 半導体装置の製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20171006

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20171006

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180627

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180710

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20180906

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181024

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190205

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190213

R150 Certificate of patent or registration of utility model

Ref document number: 6482866

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250