JP6219631B2 - 論理演算装置 - Google Patents

論理演算装置 Download PDF

Info

Publication number
JP6219631B2
JP6219631B2 JP2013157090A JP2013157090A JP6219631B2 JP 6219631 B2 JP6219631 B2 JP 6219631B2 JP 2013157090 A JP2013157090 A JP 2013157090A JP 2013157090 A JP2013157090 A JP 2013157090A JP 6219631 B2 JP6219631 B2 JP 6219631B2
Authority
JP
Japan
Prior art keywords
bit
output
logical operation
unit
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2013157090A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015026341A5 (enExample
JP2015026341A (ja
Inventor
大塚　寛治
寛治 大塚
佐藤　陽一
陽一 佐藤
隆幸 沖永
隆幸 沖永
修一郎 東
修一郎 東
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Buffalo Memory Co Ltd
Meisei Gakuen
Original Assignee
Buffalo Memory Co Ltd
Meisei Gakuen
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Buffalo Memory Co Ltd, Meisei Gakuen filed Critical Buffalo Memory Co Ltd
Priority to JP2013157090A priority Critical patent/JP6219631B2/ja
Priority to TW103119252A priority patent/TWI562059B/zh
Priority to PCT/JP2014/065245 priority patent/WO2015015905A1/ja
Priority to EP14831256.4A priority patent/EP3029839B1/en
Priority to US14/908,339 priority patent/US9866219B2/en
Priority to CN201480042802.7A priority patent/CN105432018B/zh
Publication of JP2015026341A publication Critical patent/JP2015026341A/ja
Publication of JP2015026341A5 publication Critical patent/JP2015026341A5/ja
Application granted granted Critical
Publication of JP6219631B2 publication Critical patent/JP6219631B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
JP2013157090A 2013-07-29 2013-07-29 論理演算装置 Active JP6219631B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2013157090A JP6219631B2 (ja) 2013-07-29 2013-07-29 論理演算装置
TW103119252A TWI562059B (en) 2013-07-29 2014-06-03 Arithmetic logic unit
EP14831256.4A EP3029839B1 (en) 2013-07-29 2014-06-09 Arithmetic logic device
US14/908,339 US9866219B2 (en) 2013-07-29 2014-06-09 Device for logic operation
PCT/JP2014/065245 WO2015015905A1 (ja) 2013-07-29 2014-06-09 論理演算装置
CN201480042802.7A CN105432018B (zh) 2013-07-29 2014-06-09 逻辑运算装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013157090A JP6219631B2 (ja) 2013-07-29 2013-07-29 論理演算装置

Publications (3)

Publication Number Publication Date
JP2015026341A JP2015026341A (ja) 2015-02-05
JP2015026341A5 JP2015026341A5 (enExample) 2016-09-01
JP6219631B2 true JP6219631B2 (ja) 2017-10-25

Family

ID=52431449

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013157090A Active JP6219631B2 (ja) 2013-07-29 2013-07-29 論理演算装置

Country Status (6)

Country Link
US (1) US9866219B2 (enExample)
EP (1) EP3029839B1 (enExample)
JP (1) JP6219631B2 (enExample)
CN (1) CN105432018B (enExample)
TW (1) TWI562059B (enExample)
WO (1) WO2015015905A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10990389B2 (en) * 2019-04-29 2021-04-27 Micron Technology, Inc. Bit string operations using a computing tile
US10778245B1 (en) * 2019-08-20 2020-09-15 Micron Technology, Inc. Bit string conversion
US11227641B1 (en) * 2020-07-21 2022-01-18 Micron Technology, Inc. Arithmetic operations in memory

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2853154B2 (ja) * 1988-08-19 1999-02-03 富士ゼロックス株式会社 プログラマブル・ファジィ論理回路
JPH0457112A (ja) * 1990-06-26 1992-02-24 Mitsubishi Electric Corp 演算装置
US6049223A (en) * 1995-03-22 2000-04-11 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
US6487190B1 (en) * 1996-06-27 2002-11-26 Interdigital Technology Corporation Efficient multichannel filtering for CDMA modems
JP3533825B2 (ja) * 1996-04-26 2004-05-31 日本電信電話株式会社 論理演算ユニットおよび論理演算装置
GB9900432D0 (en) * 1999-01-08 1999-02-24 Xilinx Inc Linear feedback shift register in a progammable gate array
US6555398B1 (en) * 1999-10-22 2003-04-29 Magic Corporation Software programmable multiple function integrated circuit module
US6463003B2 (en) * 2000-06-07 2002-10-08 Advanced Micro Devices, Inc. Power saving scheme for burst mode implementation during reading of data from a memory device
US7111224B1 (en) 2001-02-28 2006-09-19 Xilinx, Inc. FPGA configuration memory with built-in error correction mechanism
US20030068038A1 (en) 2001-09-28 2003-04-10 Bedros Hanounik Method and apparatus for encrypting data
JP2003281516A (ja) * 2002-03-22 2003-10-03 Canon Inc 画像処理装置及びその方法
US7157933B1 (en) * 2004-02-14 2007-01-02 Herman Schmit Configurable circuits, IC's, and systems
US7330050B2 (en) * 2004-11-08 2008-02-12 Tabula, Inc. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
US7129864B2 (en) * 2004-12-31 2006-10-31 Intel Corporation Fast compact decoder for huffman codes
JP2008527878A (ja) * 2005-01-14 2008-07-24 エヌエックスピー ビー ヴィ チャネル符号化
JP4827695B2 (ja) * 2006-11-13 2011-11-30 パナソニック株式会社 無線受信装置
US7768430B1 (en) * 2008-05-20 2010-08-03 Altera Corporation Look-up table based memory
US7663957B2 (en) * 2008-05-27 2010-02-16 Via Technologies, Inc. Microprocessor with program-accessible re-writable non-volatile state embodied in blowable fuses of the microprocessor
JP5261738B2 (ja) * 2009-01-15 2013-08-14 国立大学法人広島大学 半導体装置
US9747105B2 (en) * 2009-12-17 2017-08-29 Intel Corporation Method and apparatus for performing a shift and exclusive or operation in a single instruction
CN104012000B (zh) * 2011-10-24 2017-03-08 天工方案公司 双模式功率放大器控制接口

Also Published As

Publication number Publication date
EP3029839B1 (en) 2018-05-30
US20160211851A1 (en) 2016-07-21
EP3029839A4 (en) 2017-04-19
TW201506779A (zh) 2015-02-16
TWI562059B (en) 2016-12-11
EP3029839A1 (en) 2016-06-08
CN105432018B (zh) 2019-01-08
US9866219B2 (en) 2018-01-09
CN105432018A (zh) 2016-03-23
WO2015015905A1 (ja) 2015-02-05
JP2015026341A (ja) 2015-02-05

Similar Documents

Publication Publication Date Title
US8166278B2 (en) Hashing and serial decoding techniques
CN107437945B (zh) 并串转换电路
JP4976397B2 (ja) 並列剰余演算器及び並列剰余演算方法
US20120007755A1 (en) Parallel to serial conversion apparatus and method of converting parallel data having different widths
JP2015154358A (ja) 固体撮像装置及びカメラ
JP6219631B2 (ja) 論理演算装置
JP4842989B2 (ja) プライオリティエンコーダならびにそれを利用した時間デジタル変換器、試験装置
JP6463169B2 (ja) 電子回路およびカメラ
JP3250550B2 (ja) パスメモリ回路およびビタビ復号回路
JP2015026341A5 (enExample)
US8023614B2 (en) Counting circuit and address counter using the same
CN105679365A (zh) 半导体存储器操作方法
JP3913921B2 (ja) 有限フィールドでの任意要素の逆数具現回路
JP2015019276A (ja) 記憶装置、ｃｒｃ生成装置およびｃｒｃ生成方法
CN115079999A (zh) 随机数据生成电路及读写训练电路
JP5059968B2 (ja) Ａ／ｄ変換装置
KR970049702A (ko) 고속 배럴쉬프터
JP2005073146A (ja) Ｃｒｃチェック回路
KR101975576B1 (ko) 복수의 제어 대상을 제어하는 제어 장치
JPH0644051A (ja) マイクロコンピュータ
CN110349605A (zh) 通道控制装置
JP3936476B2 (ja) 符号生成器
JP4252406B2 (ja) データ変換装置
CN121187544A (zh) 一种基于mram的可调概率随机数发生器及电子设备
JP2005259083A (ja) ディジタル回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160719

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160719

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170509

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170704

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170725

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170911

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170928

R150 Certificate of patent or registration of utility model

Ref document number: 6219631

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313115

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250