CN105432018B - 逻辑运算装置 - Google Patents

逻辑运算装置 Download PDF

Info

Publication number
CN105432018B
CN105432018B CN201480042802.7A CN201480042802A CN105432018B CN 105432018 B CN105432018 B CN 105432018B CN 201480042802 A CN201480042802 A CN 201480042802A CN 105432018 B CN105432018 B CN 105432018B
Authority
CN
China
Prior art keywords
bit
data
bit string
bits
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201480042802.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN105432018A (zh
Inventor
大塚宽治
佐藤阳
佐藤阳一
冲永隆幸
东修郎
东修一郎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Meisei Gakuen
Buffalo Inc
Original Assignee
School Corp Star Academy
Melco Holdings Inc
Buffalo Memory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by School Corp Star Academy, Melco Holdings Inc, Buffalo Memory Co Ltd filed Critical School Corp Star Academy
Publication of CN105432018A publication Critical patent/CN105432018A/zh
Application granted granted Critical
Publication of CN105432018B publication Critical patent/CN105432018B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Physics & Mathematics (AREA)
  • Logic Circuits (AREA)
  • Static Random-Access Memory (AREA)
CN201480042802.7A 2013-07-29 2014-06-09 逻辑运算装置 Active CN105432018B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2013-157090 2013-07-29
JP2013157090A JP6219631B2 (ja) 2013-07-29 2013-07-29 論理演算装置
PCT/JP2014/065245 WO2015015905A1 (ja) 2013-07-29 2014-06-09 論理演算装置

Publications (2)

Publication Number Publication Date
CN105432018A CN105432018A (zh) 2016-03-23
CN105432018B true CN105432018B (zh) 2019-01-08

Family

ID=52431449

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201480042802.7A Active CN105432018B (zh) 2013-07-29 2014-06-09 逻辑运算装置

Country Status (6)

Country Link
US (1) US9866219B2 (enExample)
EP (1) EP3029839B1 (enExample)
JP (1) JP6219631B2 (enExample)
CN (1) CN105432018B (enExample)
TW (1) TWI562059B (enExample)
WO (1) WO2015015905A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10990389B2 (en) * 2019-04-29 2021-04-27 Micron Technology, Inc. Bit string operations using a computing tile
US10778245B1 (en) * 2019-08-20 2020-09-15 Micron Technology, Inc. Bit string conversion
US11227641B1 (en) * 2020-07-21 2022-01-18 Micron Technology, Inc. Arithmetic operations in memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6181164B1 (en) * 1999-01-08 2001-01-30 Xilinx, Inc. Linear feedback shift register in a programmable gate array
US6487190B1 (en) * 1996-06-27 2002-11-26 Interdigital Technology Corporation Efficient multichannel filtering for CDMA modems
CN101142747A (zh) * 2005-01-14 2008-03-12 Nxp股份有限公司 使用包含z系统的两个子系统的两个表的信道编码
CN101147325A (zh) * 2004-12-31 2008-03-19 英特尔公司 用于霍夫曼代码的快速小型解码器

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2853154B2 (ja) * 1988-08-19 1999-02-03 富士ゼロックス株式会社 プログラマブル・ファジィ論理回路
JPH0457112A (ja) * 1990-06-26 1992-02-24 Mitsubishi Electric Corp 演算装置
US6049223A (en) * 1995-03-22 2000-04-11 Altera Corporation Programmable logic array integrated circuit with general-purpose memory configurable as a random access or FIFO memory
JP3533825B2 (ja) * 1996-04-26 2004-05-31 日本電信電話株式会社 論理演算ユニットおよび論理演算装置
US6555398B1 (en) * 1999-10-22 2003-04-29 Magic Corporation Software programmable multiple function integrated circuit module
US6463003B2 (en) * 2000-06-07 2002-10-08 Advanced Micro Devices, Inc. Power saving scheme for burst mode implementation during reading of data from a memory device
US7111224B1 (en) 2001-02-28 2006-09-19 Xilinx, Inc. FPGA configuration memory with built-in error correction mechanism
US20030068038A1 (en) 2001-09-28 2003-04-10 Bedros Hanounik Method and apparatus for encrypting data
JP2003281516A (ja) * 2002-03-22 2003-10-03 Canon Inc 画像処理装置及びその方法
US7157933B1 (en) * 2004-02-14 2007-01-02 Herman Schmit Configurable circuits, IC's, and systems
US7330050B2 (en) * 2004-11-08 2008-02-12 Tabula, Inc. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
JP4827695B2 (ja) * 2006-11-13 2011-11-30 パナソニック株式会社 無線受信装置
US7768430B1 (en) * 2008-05-20 2010-08-03 Altera Corporation Look-up table based memory
US7663957B2 (en) * 2008-05-27 2010-02-16 Via Technologies, Inc. Microprocessor with program-accessible re-writable non-volatile state embodied in blowable fuses of the microprocessor
JP5261738B2 (ja) * 2009-01-15 2013-08-14 国立大学法人広島大学 半導体装置
US9747105B2 (en) * 2009-12-17 2017-08-29 Intel Corporation Method and apparatus for performing a shift and exclusive or operation in a single instruction
CN104012000B (zh) * 2011-10-24 2017-03-08 天工方案公司 双模式功率放大器控制接口

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6487190B1 (en) * 1996-06-27 2002-11-26 Interdigital Technology Corporation Efficient multichannel filtering for CDMA modems
US6181164B1 (en) * 1999-01-08 2001-01-30 Xilinx, Inc. Linear feedback shift register in a programmable gate array
CN101147325A (zh) * 2004-12-31 2008-03-19 英特尔公司 用于霍夫曼代码的快速小型解码器
CN101142747A (zh) * 2005-01-14 2008-03-12 Nxp股份有限公司 使用包含z系统的两个子系统的两个表的信道编码

Also Published As

Publication number Publication date
EP3029839B1 (en) 2018-05-30
US20160211851A1 (en) 2016-07-21
EP3029839A4 (en) 2017-04-19
JP6219631B2 (ja) 2017-10-25
TW201506779A (zh) 2015-02-16
TWI562059B (en) 2016-12-11
EP3029839A1 (en) 2016-06-08
US9866219B2 (en) 2018-01-09
CN105432018A (zh) 2016-03-23
WO2015015905A1 (ja) 2015-02-05
JP2015026341A (ja) 2015-02-05

Similar Documents

Publication Publication Date Title
CN107633858A (zh) 存储器装置以及从存储器装置读取数据的方法
CN105432018B (zh) 逻辑运算装置
CN112885396A (zh) 移位寄存器、运算单元以及芯片
CN112712839B (zh) 读操作电路、半导体存储器和读操作方法
CN112712840B (zh) 读操作电路、半导体存储器和读操作方法
US7692564B2 (en) Serial-to-parallel conversion circuit and method of designing the same
CN115410615A (zh) 数据总线翻转电路和存储器
CN112712836B (zh) 写操作电路、半导体存储器和写操作方法
JP5499131B2 (ja) デュアルポートメモリおよびその方法
CN112712842B (zh) 读操作电路、半导体存储器和读操作方法
US11776592B2 (en) Semiconductor device including pipe latch circuit
JP2015026341A5 (enExample)
CN112712838B (zh) 读操作电路、半导体存储器和读操作方法
CN101645296A (zh) 半导体集成电路
US10170166B1 (en) Data transmission apparatus for memory and data transmission method thereof
US7643355B2 (en) Semiconductor memory device and method of inputting/outputting data
KR100902124B1 (ko) 반도체 메모리 장치의 테스트 회로
CN115765750B (zh) 数据循环移位方法和电路、以及芯片
CN101471132B (zh) 一种内容寻址存储器查找性能测试方法及系统
CN113272795B (zh) 数据通信装置以及数据通信方法
JP3818863B2 (ja) 不揮発性半導体記憶装置
CN112712835B (zh) 读操作电路、半导体存储器和读操作方法
CN117806812B (zh) 一种基于信息序列的随机性白化增强puf提取系统
JP5077806B2 (ja) メモリ試験装置
WO2024174396A1 (zh) 寄存器

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
TA01 Transfer of patent application right
TA01 Transfer of patent application right

Effective date of registration: 20180214

Address after: Tokyo, Japan, Japan

Applicant after: Meisei Gakuen

Applicant after: Buffalo Inc.

Address before: Tokyo, Japan, Japan

Applicant before: Meisei Gakuen

Applicant before: BUFFALO MEMORY CO., LTD.

GR01 Patent grant
GR01 Patent grant