JP5386528B2 - 半導体記憶装置およびその製造方法 - Google Patents
半導体記憶装置およびその製造方法 Download PDFInfo
- Publication number
- JP5386528B2 JP5386528B2 JP2011034102A JP2011034102A JP5386528B2 JP 5386528 B2 JP5386528 B2 JP 5386528B2 JP 2011034102 A JP2011034102 A JP 2011034102A JP 2011034102 A JP2011034102 A JP 2011034102A JP 5386528 B2 JP5386528 B2 JP 5386528B2
- Authority
- JP
- Japan
- Prior art keywords
- channel
- word lines
- extending
- formed above
- semiconductor substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/82—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays the switching components having a common active material layer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/20—Multistable switching devices, e.g. memristors
- H10N70/231—Multistable switching devices, e.g. memristors based on solid-state phase change, e.g. between amorphous and crystalline phases, Ovshinsky effect
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/30—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors
- H10B63/34—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices comprising selection components having three or more electrodes, e.g. transistors of the vertical channel field-effect transistor type
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B63/00—Resistance change memory devices, e.g. resistive RAM [ReRAM] devices
- H10B63/80—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays
- H10B63/84—Arrangements comprising multiple bistable or multi-stable switching components of the same type on a plane parallel to the substrate, e.g. cross-point arrays arranged in a direction perpendicular to the substrate, e.g. 3D cell arrays
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/011—Manufacture or treatment of multistable switching devices
- H10N70/061—Shaping switching materials
- H10N70/063—Shaping switching materials by etching of pre-deposited switching material layers, e.g. lithography
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/881—Switching materials
- H10N70/882—Compounds of sulfur, selenium or tellurium, e.g. chalcogenides
- H10N70/8828—Tellurides, e.g. GeSbTe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N70/00—Solid-state devices having no potential barriers, and specially adapted for rectifying, amplifying, oscillating or switching
- H10N70/801—Constructional details of multistable switching devices
- H10N70/821—Device geometry
- H10N70/823—Device geometry adapted for essentially horizontal current flow, e.g. bridge type devices
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Semiconductor Memories (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011034102A JP5386528B2 (ja) | 2011-02-21 | 2011-02-21 | 半導体記憶装置およびその製造方法 |
| US13/349,653 US8772746B2 (en) | 2011-02-21 | 2012-01-13 | Semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011034102A JP5386528B2 (ja) | 2011-02-21 | 2011-02-21 | 半導体記憶装置およびその製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2012174818A JP2012174818A (ja) | 2012-09-10 |
| JP2012174818A5 JP2012174818A5 (enExample) | 2013-04-04 |
| JP5386528B2 true JP5386528B2 (ja) | 2014-01-15 |
Family
ID=46651999
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011034102A Expired - Fee Related JP5386528B2 (ja) | 2011-02-21 | 2011-02-21 | 半導体記憶装置およびその製造方法 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8772746B2 (enExample) |
| JP (1) | JP5386528B2 (enExample) |
Families Citing this family (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102959635B (zh) * | 2010-09-08 | 2015-06-03 | 株式会社日立制作所 | 半导体存储器件 |
| JP6122212B2 (ja) * | 2014-03-19 | 2017-04-26 | 株式会社日立製作所 | 半導体記憶装置 |
| US9728721B2 (en) * | 2014-07-25 | 2017-08-08 | Globalfoundries Singapore Pte. Ltd. | Resistive memory device |
| CN114141772B (zh) * | 2020-09-04 | 2024-07-19 | 长鑫存储技术有限公司 | 半导体结构及其制作方法、控制方法 |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002289815A (ja) * | 2001-03-23 | 2002-10-04 | Hitachi Ltd | 半導体記憶装置 |
| JP4167513B2 (ja) * | 2003-03-06 | 2008-10-15 | シャープ株式会社 | 不揮発性半導体記憶装置 |
| JP2006108645A (ja) * | 2004-10-08 | 2006-04-20 | Ind Technol Res Inst | マルチレベル相変化メモリ、及びその動作方法並びに製造方法 |
| JP4654671B2 (ja) * | 2004-11-29 | 2011-03-23 | ソニー株式会社 | 半導体記憶装置 |
| TW200715531A (en) * | 2005-07-12 | 2007-04-16 | Sharp Kk | Semiconductor memory device and its fabrication method |
| JP2008159612A (ja) * | 2006-12-20 | 2008-07-10 | Toshiba Corp | 半導体記憶装置 |
| JP2008160004A (ja) * | 2006-12-26 | 2008-07-10 | Toshiba Corp | 半導体記憶装置及びその製造方法 |
| JP2008251059A (ja) * | 2007-03-29 | 2008-10-16 | Toshiba Corp | 不揮発性半導体記憶装置およびそのデータ消去方法 |
| JP2009016400A (ja) * | 2007-06-29 | 2009-01-22 | Toshiba Corp | 積層配線構造体及びその製造方法並びに半導体装置及びその製造方法 |
| JP5462490B2 (ja) * | 2009-01-19 | 2014-04-02 | 株式会社日立製作所 | 半導体記憶装置 |
| JP5419983B2 (ja) * | 2009-07-31 | 2014-02-19 | 株式会社東芝 | 不揮発性記憶装置 |
| JP5388814B2 (ja) * | 2009-11-24 | 2014-01-15 | 株式会社東芝 | 半導体記憶装置 |
-
2011
- 2011-02-21 JP JP2011034102A patent/JP5386528B2/ja not_active Expired - Fee Related
-
2012
- 2012-01-13 US US13/349,653 patent/US8772746B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| JP2012174818A (ja) | 2012-09-10 |
| US20120211717A1 (en) | 2012-08-23 |
| US8772746B2 (en) | 2014-07-08 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5481564B2 (ja) | 不揮発性記憶装置およびその製造方法 | |
| US9203023B2 (en) | Semiconductor memory device and a method of manufacturing the same | |
| US8129709B2 (en) | Nonvolatile memory device | |
| JP2009267219A (ja) | 半導体記憶装置およびその製造方法 | |
| US9666642B2 (en) | Variable resistance memory device and method of driving the same | |
| JP5512700B2 (ja) | 半導体記憶装置およびその製造方法 | |
| JP5160116B2 (ja) | 不揮発性メモリ素子 | |
| US8169819B2 (en) | Semiconductor storage device | |
| US9893281B2 (en) | Semiconductor device and method of fabricating the same | |
| US20130292630A1 (en) | Semiconductor memory device | |
| CN111971808B (zh) | 电阻式3d存储器 | |
| JP2010114376A (ja) | 不揮発性半導体記憶装置 | |
| WO2013051066A1 (ja) | 半導体記憶装置及びその製造方法 | |
| US8513638B2 (en) | Semiconductor device including a phase-change memory element | |
| JP2011233831A (ja) | 半導体記憶装置 | |
| US8981330B2 (en) | Thermally-confined spacer PCM cells | |
| WO2012168981A1 (ja) | 半導体記憶装置 | |
| KR101413821B1 (ko) | 반도체 장치 및 그 제조 방법 | |
| US20070187801A1 (en) | Semiconductor device | |
| JP5634002B2 (ja) | 相変化型不揮発性メモリ及び半導体装置 | |
| CN109888096B (zh) | 存储单元及其制造方法、以及存储装置 | |
| JP2012174818A (ja) | 半導体記憶装置およびその製造方法 | |
| US20220069212A1 (en) | Semiconductor storage device | |
| JP2016076561A (ja) | 記憶装置 | |
| JP4437297B2 (ja) | 半導体記憶装置及び半導体記憶装置の製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130218 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20130218 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130605 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130625 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130821 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130910 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20131007 |
|
| R151 | Written notification of patent or utility model registration |
Ref document number: 5386528 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R151 |
|
| LAPS | Cancellation because of no payment of annual fees |