JP5361626B2 - 窪み付きゲート構造を有するメモリデバイスの製造方法 - Google Patents
窪み付きゲート構造を有するメモリデバイスの製造方法 Download PDFInfo
- Publication number
- JP5361626B2 JP5361626B2 JP2009211925A JP2009211925A JP5361626B2 JP 5361626 B2 JP5361626 B2 JP 5361626B2 JP 2009211925 A JP2009211925 A JP 2009211925A JP 2009211925 A JP2009211925 A JP 2009211925A JP 5361626 B2 JP5361626 B2 JP 5361626B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating
- forming
- gate
- trench
- trenches
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000004519 manufacturing process Methods 0.000 title description 3
- 238000000034 method Methods 0.000 claims description 36
- 239000000758 substrate Substances 0.000 claims description 27
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 26
- 229920005591 polysilicon Polymers 0.000 claims description 26
- 239000004065 semiconductor Substances 0.000 claims description 23
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 21
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 20
- 238000005530 etching Methods 0.000 claims description 11
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 10
- 239000003990 capacitor Substances 0.000 claims description 10
- 229910052710 silicon Inorganic materials 0.000 claims description 10
- 239000010703 silicon Substances 0.000 claims description 10
- 239000011810 insulating material Substances 0.000 claims description 9
- 239000000463 material Substances 0.000 claims description 8
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 4
- 238000002955 isolation Methods 0.000 claims description 4
- 238000001020 plasma etching Methods 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- 125000006850 spacer group Chemical group 0.000 claims 2
- 238000012545 processing Methods 0.000 description 42
- 229910021332 silicide Inorganic materials 0.000 description 9
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 8
- 239000002184 metal Substances 0.000 description 8
- 229920002120 photoresistant polymer Polymers 0.000 description 5
- 238000000151 deposition Methods 0.000 description 4
- 230000015572 biosynthetic process Effects 0.000 description 3
- 210000004027 cell Anatomy 0.000 description 3
- 238000005229 chemical vapour deposition Methods 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- 238000013459 approach Methods 0.000 description 2
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 2
- 239000004020 conductor Substances 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 238000009413 insulation Methods 0.000 description 2
- 230000010354 integration Effects 0.000 description 2
- 239000001301 oxygen Substances 0.000 description 2
- 229910052760 oxygen Inorganic materials 0.000 description 2
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 description 2
- 238000005498 polishing Methods 0.000 description 2
- 238000004544 sputter deposition Methods 0.000 description 2
- 238000003860 storage Methods 0.000 description 2
- 210000000352 storage cell Anatomy 0.000 description 2
- 235000012431 wafers Nutrition 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- 229910007277 Si3 N4 Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical group [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 239000005380 borophosphosilicate glass Substances 0.000 description 1
- 229910017052 cobalt Inorganic materials 0.000 description 1
- 239000010941 cobalt Substances 0.000 description 1
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000002019 doping agent Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000001678 irradiating effect Effects 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229910052697 platinum Inorganic materials 0.000 description 1
- 230000005855 radiation Effects 0.000 description 1
- 229910052594 sapphire Inorganic materials 0.000 description 1
- 239000010980 sapphire Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B99/00—Subject matter not provided for in other groups of this subclass
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/01—Manufacture or treatment
- H10B12/02—Manufacture or treatment for one transistor one-capacitor [1T-1C] memory cells
- H10B12/05—Making the transistor
- H10B12/053—Making the transistor the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
- H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
- H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/31—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor
- H10B12/312—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells having a storage electrode stacked over the transistor with a bit line higher than the capacitor
Description
Claims (17)
- 半導体デバイス用のゲート構造を形成する方法において、
半導体基板上に絶縁層を形成するステップと、
前記半導体基板内に、前記絶縁層を通じて延在させた第1組のトレンチを画定するステップと、
前記第1組のトレンチを絶縁材料で充填して絶縁トレンチを形成するステップと、
前記半導体基板内に、前記第1組のトレンチと直交する方向に前記絶縁層を通じて延在させた第2組のトレンチを画定するステップであって、前記第2組のトレンチは約1000Åから約2000Åの幅を有するステップと、
前記絶縁トレンチの領域をエッチングして、窪み付き絶縁トレンチを、前記第2組のトレンチに隣接して形成するステップと、
前記第2組のトレンチの側壁および底部にゲート酸化物層を形成するステップであって、厚さが約30Åから約100Åを有するステップと、
前記ゲート酸化物層の上に重ねられポリシリコンゲートを形成するステップであって、前記ポリシリコンゲートのそれぞれは、所定幅のまま少なくとも一部分を前記半導体基板の表面上にも位置させるとともに、前記ポリシリコンゲートの側壁が前記ゲート酸化物層で覆われる、ステップと、
前記ポリシリコンゲートのそれぞれの上部に重ねられた誘電体層を形成するステップと、
前記ポリシリコンゲートの側壁側面の前記ゲート酸化物層の側面にスペーサを形成するステップと
を備えたことを特徴とする方法。 - 請求項1において、前記第1組のトレンチは、約1000Åから約10000Åの深さまでエッチングされることを特徴とする方法。
- 請求項1において、前記第2組のトレンチは、約1000Åから約10000Åの深さまでエッチングされることを特徴とする方法。
- 請求項1において、前記第2組のトレンチは、前記半導体基板を約500Åから約5000Åの深さまでエッチングして形成されることを特徴とする方法。
- 請求項1において、前記絶縁トレンチの領域をエッチングする工程は、前記絶縁材料をプラズマエッチングするステップを含むことを特徴とする方法。
- 請求項5において、前記絶縁材料は、約500Åから約3000Åまでエッチングされることを特徴とする方法。
- 請求項1において、前記絶縁層は、窒化シリコンおよび酸化シリコンからなるグループから選択された材料から形成されることを特徴とする方法。
- 請求項1において、前記絶縁材料は、酸化物材料を含むことを特徴とする方法。
- メモリセルを形成する方法であって、シリコン基板上に絶縁層を設けるステップと、前記シリコン基板内に作成されたゲート構造と、前記ゲート構造に隣接して配設された前記シリコン基板中のソース/ドレイン領域と、前記ソース/ドレイン領域上に形成されたコンデンサとを含むトランジスタを形成するステップとを備え、前記ゲート構造を形成するステップは、
絶縁材料で充填された絶縁トレンチであって、前記絶縁層を貫通し前記シリコン基板内に延在させた少なくとも1つの絶縁トレンチを形成するステップと、
前記絶縁層を貫通し前記シリコン基板内に、前記絶縁トレンチと直交する方向に延在させた少なくとも1つのトランジスタトレンチを画定するステップであって、トランジスタトレンチは、約1000Åから約2000Åの幅を有するステップと、
前記絶縁トレンチの領域をエッチングして、少なくとも1つの窪み付き絶縁トレンチを、前記トランジスタトレンチに隣接して形成するステップと、
前記トランジスタトレンチの側壁および底部にゲート酸化物層を形成するステップであって、厚さが約30Åから約100Åを有するステップと、
前記ゲート酸化物層の上に重ねられたポリシリコンゲートを形成するステップであって、前記ポリシリコンゲートのそれぞれは、所定幅のまま少なくとも一部分を前記半導体基板の表面上にも位置させるとともに、前記ポリシリコンゲートの側壁が前記ゲート酸化物層で覆われる、ステップと、
前記ポリシリコンゲートのそれぞれの上部に重ねられた誘電体層を形成するステップと、
前記ポリシリコンゲートの側壁側面の前記ゲート酸化物層の側面にスペーサを形成するステップと
をさらに備えたことを特徴とする方法。 - 請求項9において、前記絶縁トレンチは、約1000Åから約10000Åの深さまでエッチングされることを特徴とする方法。
- 請求項9において、前記トランジスタトレンチは、約1000Åから約10000Åの深さまでエッチングされることを特徴とする方法。
- 請求項9において、前記トランジスタトレンチは、前記シリコン基板を約500Åから約5000Åの深さまでエッチングして形成されることを特徴とする方法。
- 請求項9において、前記絶縁トレンチの領域をエッチングする工程は、前記絶縁材料をプラズマエッチングするステップを備えたことを特徴とする方法。
- 請求項13において、前記絶縁材料は、約500Åから約3000Åまでエッチングされることを特徴とする方法。
- 請求項9において、前記導電性ゲートをエッチングして窪み付き導電性ゲートを形成するステップをさらに備えたことを特徴とする方法。
- 請求項9において、前記絶縁層は、窒化シリコンおよび酸化シリコンからなるグループから選択された材料で形成されることを特徴とする方法。
- 請求項9において、前記絶縁材料は、酸化物材料を含むことを特徴とする方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/842,788 | 2001-04-27 | ||
US09/842,788 US6498062B2 (en) | 2001-04-27 | 2001-04-27 | DRAM access transistor |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002586384A Division JP4907838B2 (ja) | 2001-04-27 | 2002-04-26 | 窪み付きゲート構造を有するメモリデバイス |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010034567A JP2010034567A (ja) | 2010-02-12 |
JP5361626B2 true JP5361626B2 (ja) | 2013-12-04 |
Family
ID=25288239
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002586384A Expired - Fee Related JP4907838B2 (ja) | 2001-04-27 | 2002-04-26 | 窪み付きゲート構造を有するメモリデバイス |
JP2009211925A Expired - Lifetime JP5361626B2 (ja) | 2001-04-27 | 2009-09-14 | 窪み付きゲート構造を有するメモリデバイスの製造方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002586384A Expired - Fee Related JP4907838B2 (ja) | 2001-04-27 | 2002-04-26 | 窪み付きゲート構造を有するメモリデバイス |
Country Status (7)
Country | Link |
---|---|
US (2) | US6498062B2 (ja) |
EP (1) | EP1382059A2 (ja) |
JP (2) | JP4907838B2 (ja) |
KR (1) | KR100547227B1 (ja) |
CN (1) | CN100375271C (ja) |
AU (1) | AU2002303494A1 (ja) |
WO (1) | WO2002089182A2 (ja) |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5977579A (en) * | 1998-12-03 | 1999-11-02 | Micron Technology, Inc. | Trench dram cell with vertical device and buried word lines |
US7071043B2 (en) | 2002-08-15 | 2006-07-04 | Micron Technology, Inc. | Methods of forming a field effect transistor having source/drain material over insulative material |
KR100498476B1 (ko) * | 2003-01-11 | 2005-07-01 | 삼성전자주식회사 | 리세스 채널 mosfet 및 그 제조방법 |
US7183600B2 (en) * | 2003-06-03 | 2007-02-27 | Samsung Electronics Co., Ltd. | Semiconductor device with trench gate type transistor and method of manufacturing the same |
US6930030B2 (en) | 2003-06-03 | 2005-08-16 | International Business Machines Corporation | Method of forming an electronic device on a recess in the surface of a thin film of silicon etched to a precise thickness |
KR100511045B1 (ko) * | 2003-07-14 | 2005-08-30 | 삼성전자주식회사 | 리세스된 게이트 전극을 갖는 반도체 소자의 집적방법 |
US7012024B2 (en) * | 2003-08-15 | 2006-03-14 | Micron Technology, Inc. | Methods of forming a transistor with an integrated metal silicide gate electrode |
US6844591B1 (en) * | 2003-09-17 | 2005-01-18 | Micron Technology, Inc. | Method of forming DRAM access transistors |
KR100500472B1 (ko) * | 2003-10-13 | 2005-07-12 | 삼성전자주식회사 | 리세스 게이트 트랜지스터 구조 및 형성방법 |
US7262089B2 (en) * | 2004-03-11 | 2007-08-28 | Micron Technology, Inc. | Methods of forming semiconductor structures |
US7518182B2 (en) | 2004-07-20 | 2009-04-14 | Micron Technology, Inc. | DRAM layout with vertical FETs and method of formation |
US7122425B2 (en) | 2004-08-24 | 2006-10-17 | Micron Technology, Inc. | Methods of forming semiconductor constructions |
US7547945B2 (en) * | 2004-09-01 | 2009-06-16 | Micron Technology, Inc. | Transistor devices, transistor structures and semiconductor constructions |
JP2006173429A (ja) * | 2004-12-17 | 2006-06-29 | Elpida Memory Inc | 半導体装置の製造方法 |
US7244659B2 (en) * | 2005-03-10 | 2007-07-17 | Micron Technology, Inc. | Integrated circuits and methods of forming a field effect transistor |
US7384849B2 (en) | 2005-03-25 | 2008-06-10 | Micron Technology, Inc. | Methods of forming recessed access devices associated with semiconductor constructions |
KR100663359B1 (ko) * | 2005-03-31 | 2007-01-02 | 삼성전자주식회사 | 리세스 채널 트랜지스터 구조를 갖는 단일 트랜지스터플로팅 바디 디램 셀 및 그 제조방법 |
US7120046B1 (en) | 2005-05-13 | 2006-10-10 | Micron Technology, Inc. | Memory array with surrounding gate access transistors and capacitors with global and staggered local bit lines |
US7371627B1 (en) | 2005-05-13 | 2008-05-13 | Micron Technology, Inc. | Memory array with ultra-thin etched pillar surround gate access transistors and buried data/bit lines |
JP2006339476A (ja) * | 2005-06-03 | 2006-12-14 | Elpida Memory Inc | 半導体装置及びその製造方法 |
US7888721B2 (en) | 2005-07-06 | 2011-02-15 | Micron Technology, Inc. | Surround gate access transistors with grown ultra-thin bodies |
US8338887B2 (en) | 2005-07-06 | 2012-12-25 | Infineon Technologies Ag | Buried gate transistor |
US7282401B2 (en) | 2005-07-08 | 2007-10-16 | Micron Technology, Inc. | Method and apparatus for a self-aligned recessed access device (RAD) transistor gate |
US7768051B2 (en) | 2005-07-25 | 2010-08-03 | Micron Technology, Inc. | DRAM including a vertical surround gate transistor |
US7488647B1 (en) * | 2005-08-11 | 2009-02-10 | National Semiconductor Corporation | System and method for providing a poly cap and a no field oxide area to prevent formation of a vertical bird's beak structure in the manufacture of a semiconductor device |
US7867851B2 (en) | 2005-08-30 | 2011-01-11 | Micron Technology, Inc. | Methods of forming field effect transistors on substrates |
US7696567B2 (en) | 2005-08-31 | 2010-04-13 | Micron Technology, Inc | Semiconductor memory device |
US7687342B2 (en) | 2005-09-01 | 2010-03-30 | Micron Technology, Inc. | Method of manufacturing a memory device |
US7416943B2 (en) | 2005-09-01 | 2008-08-26 | Micron Technology, Inc. | Peripheral gate stacks and recessed array gates |
US7867845B2 (en) * | 2005-09-01 | 2011-01-11 | Micron Technology, Inc. | Transistor gate forming methods and transistor structures |
US7557032B2 (en) | 2005-09-01 | 2009-07-07 | Micron Technology, Inc. | Silicided recessed silicon |
KR100721245B1 (ko) * | 2005-12-29 | 2007-05-22 | 동부일렉트로닉스 주식회사 | 트랜지스터 소자 및 형성 방법 |
US7700441B2 (en) | 2006-02-02 | 2010-04-20 | Micron Technology, Inc. | Methods of forming field effect transistors, methods of forming field effect transistor gates, methods of forming integrated circuitry comprising a transistor gate array and circuitry peripheral to the gate array, and methods of forming integrated circuitry comprising a transistor gate array including first gates and second grounded isolation gates |
KR100764439B1 (ko) * | 2006-04-25 | 2007-10-05 | 주식회사 하이닉스반도체 | 반도체 소자의 형성 방법 |
US20070262395A1 (en) | 2006-05-11 | 2007-11-15 | Gibbons Jasper S | Memory cell access devices and methods of making the same |
US8860174B2 (en) * | 2006-05-11 | 2014-10-14 | Micron Technology, Inc. | Recessed antifuse structures and methods of making the same |
US8008144B2 (en) | 2006-05-11 | 2011-08-30 | Micron Technology, Inc. | Dual work function recessed access device and methods of forming |
US7602001B2 (en) | 2006-07-17 | 2009-10-13 | Micron Technology, Inc. | Capacitorless one transistor DRAM cell, integrated circuitry comprising an array of capacitorless one transistor DRAM cells, and method of forming lines of capacitorless one transistor DRAM cells |
US7772632B2 (en) * | 2006-08-21 | 2010-08-10 | Micron Technology, Inc. | Memory arrays and methods of fabricating memory arrays |
US7589995B2 (en) | 2006-09-07 | 2009-09-15 | Micron Technology, Inc. | One-transistor memory cell with bias gate |
US8089113B2 (en) * | 2006-12-05 | 2012-01-03 | Spansion Llc | Damascene metal-insulator-metal (MIM) device |
US20080205023A1 (en) | 2007-02-27 | 2008-08-28 | International Business Machines Corporation | Electronic components on trenched substrates and method of forming same |
US7768047B2 (en) * | 2007-05-10 | 2010-08-03 | Micron Technology, Inc. | Imager element, device and system with recessed transfer gate |
KR100900232B1 (ko) | 2007-05-22 | 2009-05-29 | 주식회사 하이닉스반도체 | 반도체 소자 및 그의 제조방법 |
US7923373B2 (en) | 2007-06-04 | 2011-04-12 | Micron Technology, Inc. | Pitch multiplication using self-assembling materials |
TWI346364B (en) * | 2007-08-14 | 2011-08-01 | Nanya Technology Corp | Method for fabricating line type recess channel mos transistor device |
US7824986B2 (en) * | 2008-11-05 | 2010-11-02 | Micron Technology, Inc. | Methods of forming a plurality of transistor gates, and methods of forming a plurality of transistor gates having at least two different work functions |
KR101159900B1 (ko) * | 2009-04-22 | 2012-06-25 | 에스케이하이닉스 주식회사 | 반도체 소자 및 그 제조방법 |
JP5434360B2 (ja) * | 2009-08-20 | 2014-03-05 | ソニー株式会社 | 半導体装置及びその製造方法 |
US9401363B2 (en) | 2011-08-23 | 2016-07-26 | Micron Technology, Inc. | Vertical transistor devices, memory arrays, and methods of forming vertical transistor devices |
CN108538839B (zh) | 2017-03-01 | 2019-08-23 | 联华电子股份有限公司 | 半导体结构、用于存储器元件的半导体结构及其制作方法 |
KR102396583B1 (ko) | 2017-11-09 | 2022-05-11 | 삼성전자주식회사 | 메모리 소자 및 이의 제조방법 |
CN110707086B (zh) | 2018-10-09 | 2022-02-18 | 联华电子股份有限公司 | 半导体元件 |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4651184A (en) * | 1984-08-31 | 1987-03-17 | Texas Instruments Incorporated | Dram cell and array |
US4785337A (en) * | 1986-10-17 | 1988-11-15 | International Business Machines Corporation | Dynamic ram cell having shared trench storage capacitor with sidewall-defined bridge contacts and gate electrodes |
US5283201A (en) | 1988-05-17 | 1994-02-01 | Advanced Power Technology, Inc. | High density power device fabrication process |
US5346834A (en) | 1988-11-21 | 1994-09-13 | Hitachi, Ltd. | Method for manufacturing a semiconductor device and a semiconductor memory device |
US4989055A (en) * | 1989-06-15 | 1991-01-29 | Texas Instruments Incorporated | Dynamic random access memory cell |
US5276344A (en) | 1990-04-27 | 1994-01-04 | Mitsubishi Denki Kabushiki Kaisha | Field effect transistor having impurity regions of different depths and manufacturing method thereof |
JPH04328860A (ja) * | 1991-04-30 | 1992-11-17 | Hitachi Ltd | 半導体集積回路装置及びその製造方法 |
US5666002A (en) * | 1993-06-22 | 1997-09-09 | Kabushiki Kaisha Toshiba | Semiconductor device with wiring layer in tunnel in semiconductor substrate |
JPH07106435A (ja) * | 1993-10-08 | 1995-04-21 | Hitachi Ltd | 半導体記憶装置及びその製造方法 |
JP2658870B2 (ja) * | 1994-04-22 | 1997-09-30 | 日本電気株式会社 | 半導体記憶装置およびその製造方法 |
US5429970A (en) | 1994-07-18 | 1995-07-04 | United Microelectronics Corporation | Method of making flash EEPROM memory cell |
US5576227A (en) | 1994-11-02 | 1996-11-19 | United Microelectronics Corp. | Process for fabricating a recessed gate MOS device |
EP0744722B1 (en) | 1995-05-24 | 2001-07-18 | Innovative Sputtering Technology N.V. (I.S.T.) | Magnetic antipilferage tag |
DE19519159C2 (de) * | 1995-05-24 | 1998-07-09 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US6054355A (en) * | 1997-06-30 | 2000-04-25 | Kabushiki Kaisha Toshiba | Method of manufacturing a semiconductor device which includes forming a dummy gate |
US6236079B1 (en) * | 1997-12-02 | 2001-05-22 | Kabushiki Kaisha Toshiba | Dynamic semiconductor memory device having a trench capacitor |
DE19805712A1 (de) * | 1998-02-12 | 1999-08-26 | Siemens Ag | Speicherzellenanordnung und entsprechendes Herstellungsverfahren |
US5945707A (en) * | 1998-04-07 | 1999-08-31 | International Business Machines Corporation | DRAM cell with grooved transfer device |
EP1003219B1 (en) * | 1998-11-19 | 2011-12-28 | Qimonda AG | DRAM with stacked capacitor and buried word line |
JP3821611B2 (ja) * | 1999-06-22 | 2006-09-13 | シャープ株式会社 | 半導体装置の製造方法 |
DE19928781C1 (de) * | 1999-06-23 | 2000-07-06 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
US6087235A (en) | 1999-10-14 | 2000-07-11 | Advanced Micro Devices, Inc. | Method for effective fabrication of a field effect transistor with elevated drain and source contact structures |
-
2001
- 2001-04-27 US US09/842,788 patent/US6498062B2/en not_active Expired - Lifetime
-
2002
- 2002-04-26 JP JP2002586384A patent/JP4907838B2/ja not_active Expired - Fee Related
- 2002-04-26 CN CNB028129016A patent/CN100375271C/zh not_active Expired - Lifetime
- 2002-04-26 KR KR1020037014077A patent/KR100547227B1/ko active IP Right Grant
- 2002-04-26 EP EP02731519A patent/EP1382059A2/en not_active Ceased
- 2002-04-26 WO PCT/US2002/013196 patent/WO2002089182A2/en active Application Filing
- 2002-04-26 AU AU2002303494A patent/AU2002303494A1/en not_active Abandoned
- 2002-10-15 US US10/270,150 patent/US6780732B2/en not_active Expired - Lifetime
-
2009
- 2009-09-14 JP JP2009211925A patent/JP5361626B2/ja not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN100375271C (zh) | 2008-03-12 |
KR100547227B1 (ko) | 2006-01-31 |
US6498062B2 (en) | 2002-12-24 |
WO2002089182A2 (en) | 2002-11-07 |
AU2002303494A1 (en) | 2002-11-11 |
JP4907838B2 (ja) | 2012-04-04 |
US20030040154A1 (en) | 2003-02-27 |
JP2010034567A (ja) | 2010-02-12 |
WO2002089182A3 (en) | 2003-11-06 |
CN1520610A (zh) | 2004-08-11 |
US20020160568A1 (en) | 2002-10-31 |
KR20040015184A (ko) | 2004-02-18 |
JP2004530300A (ja) | 2004-09-30 |
US6780732B2 (en) | 2004-08-24 |
EP1382059A2 (en) | 2004-01-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5361626B2 (ja) | 窪み付きゲート構造を有するメモリデバイスの製造方法 | |
US6429477B1 (en) | Shared body and diffusion contact structure and method for fabricating same | |
KR100804127B1 (ko) | Dram 억세스 트랜지스터 및 그 형성방법 | |
US6365452B1 (en) | DRAM cell having a vertical transistor and a capacitor formed on the sidewalls of a trench isolation | |
US7329953B2 (en) | Structure for reducing leakage currents and high contact resistance for embedded memory and method for making same | |
KR100720642B1 (ko) | 반도체 집적 회로 장치의 제조 방법 및 반도체 집적 회로장치 | |
US6037213A (en) | Method for making cylinder-shaped capacitors for dynamic random access memory | |
US6177340B1 (en) | Method to reduce contact hole aspect ratio for embedded DRAM arrays and logic devices, via the use of a tungsten bit line structure | |
TWI529855B (zh) | 佈線結構及形成佈線結構之方法 | |
TW201743458A (zh) | 半導體元件的製造方法 | |
JP2000164833A (ja) | メモリセル及びメモリセルを形成するための方法 | |
US6251726B1 (en) | Method for making an enlarged DRAM capacitor using an additional polysilicon plug as a center pillar | |
US8669152B2 (en) | Methods of manufacturing semiconductor devices | |
US20190221570A1 (en) | Semiconductor device and method for fabricating the same | |
US7514330B2 (en) | Semiconductor device having an under stepped gate for preventing gate failure and method of manufacturing the same | |
JP2004274021A (ja) | ダイナミックランダムアクセスメモリ(dram)及び強誘電性ランダムアクセスメモリ(feram)用の3次元的金属―絶縁体―金属コンデンサを製造する方法 | |
CN113707612B (zh) | 存储器件及其形成方法 | |
US20060003522A1 (en) | Semiconductor device substrate with embedded capacitor | |
US6362041B1 (en) | Method and structure for stacked DRAM capacitors and FETs for embedded DRAM circuits | |
US6960523B2 (en) | Method of reducing erosion of a nitride gate cap layer during reactive ion etch of nitride liner layer for bit line contact of DRAM device | |
US6548348B1 (en) | Method of forming a storage node contact hole in a porous insulator layer | |
US20040142531A1 (en) | Method of forming a stacked capacitor structure with increased surface area for a DRAM device | |
KR100487915B1 (ko) | 반도체소자의캐패시터형성방법 | |
US6780737B2 (en) | Method of manufacturing semiconductor device with buried conductive lines | |
US20040259368A1 (en) | Method for forming a bottle-shaped trench |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120705 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120706 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120927 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20121102 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130304 |
|
RD13 | Notification of appointment of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7433 Effective date: 20130305 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130306 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20130327 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130430 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130717 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130806 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130903 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5361626 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |