JP5074914B2 - 出力ドライバ回路 - Google Patents

出力ドライバ回路 Download PDF

Info

Publication number
JP5074914B2
JP5074914B2 JP2007329663A JP2007329663A JP5074914B2 JP 5074914 B2 JP5074914 B2 JP 5074914B2 JP 2007329663 A JP2007329663 A JP 2007329663A JP 2007329663 A JP2007329663 A JP 2007329663A JP 5074914 B2 JP5074914 B2 JP 5074914B2
Authority
JP
Japan
Prior art keywords
transistor
transistors
driver circuit
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007329663A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009152944A5 (enExample
JP2009152944A (ja
Inventor
大志 竹内
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kawasaki Microelectronics Inc
Original Assignee
Kawasaki Microelectronics Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Microelectronics Inc filed Critical Kawasaki Microelectronics Inc
Priority to JP2007329663A priority Critical patent/JP5074914B2/ja
Priority to US12/292,997 priority patent/US7880512B2/en
Priority to CN200810188417.XA priority patent/CN101465644B/zh
Publication of JP2009152944A publication Critical patent/JP2009152944A/ja
Publication of JP2009152944A5 publication Critical patent/JP2009152944A5/ja
Application granted granted Critical
Publication of JP5074914B2 publication Critical patent/JP5074914B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018557—Coupling arrangements; Impedance matching circuits
    • H03K19/018564—Coupling arrangements; Impedance matching circuits with at least one differential stage
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B3/00—Line transmission systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/0272—Arrangements for coupling to multiple lines, e.g. for differential transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H04L25/028—Arrangements specific to the transmitter end
    • H04L25/0282—Provision for current-mode coupling

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
  • Dc Digital Transmission (AREA)
  • Amplifiers (AREA)
JP2007329663A 2007-12-21 2007-12-21 出力ドライバ回路 Expired - Fee Related JP5074914B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2007329663A JP5074914B2 (ja) 2007-12-21 2007-12-21 出力ドライバ回路
US12/292,997 US7880512B2 (en) 2007-12-21 2008-12-02 Output driver circuit
CN200810188417.XA CN101465644B (zh) 2007-12-21 2008-12-22 输出驱动器电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007329663A JP5074914B2 (ja) 2007-12-21 2007-12-21 出力ドライバ回路

Publications (3)

Publication Number Publication Date
JP2009152944A JP2009152944A (ja) 2009-07-09
JP2009152944A5 JP2009152944A5 (enExample) 2012-01-12
JP5074914B2 true JP5074914B2 (ja) 2012-11-14

Family

ID=40787835

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007329663A Expired - Fee Related JP5074914B2 (ja) 2007-12-21 2007-12-21 出力ドライバ回路

Country Status (3)

Country Link
US (1) US7880512B2 (enExample)
JP (1) JP5074914B2 (enExample)
CN (1) CN101465644B (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7951176B2 (en) 2003-05-30 2011-05-31 Synthes Usa, Llc Bone plate
CN102376288B (zh) * 2010-08-04 2015-09-30 晨星软件研发(深圳)有限公司 多模态的传送输出电路
JP5528378B2 (ja) * 2011-03-07 2014-06-25 ルネサスエレクトロニクス株式会社 半導体装置
US8466982B2 (en) * 2011-06-06 2013-06-18 Omnivision Technologies, Inc. Low common mode driver
CN102931973B (zh) * 2011-08-10 2015-09-09 联咏科技股份有限公司 预驱动器及应用其的传输器
JP6134536B2 (ja) * 2012-02-28 2017-05-24 株式会社メガチップス 出力装置
JP6140573B2 (ja) 2012-09-03 2017-05-31 株式会社メガチップス 出力バッファ回路
JP5921996B2 (ja) * 2012-09-12 2016-05-24 ルネサスエレクトロニクス株式会社 半導体装置
US8928365B2 (en) * 2012-10-23 2015-01-06 Qualcomm Incorporated Methods and devices for matching transmission line characteristics using stacked metal oxide semiconductor (MOS) transistors
US9350342B2 (en) * 2014-08-29 2016-05-24 Infineon Technologies Austria Ag System and method for generating an auxiliary voltage
US9479159B2 (en) 2014-08-29 2016-10-25 Infineon Technologies Austria Ag System and method for a switch having a normally-on transistor and a normally-off transistor
US9559683B2 (en) 2014-08-29 2017-01-31 Infineon Technologies Austria Ag System and method for a switch having a normally-on transistor and a normally-off transistor
US9438188B2 (en) * 2014-09-15 2016-09-06 Qualcomm Incorporated Common-gate amplifier for high-speed DC-coupling communications
JP6399938B2 (ja) * 2015-01-22 2018-10-03 株式会社メガチップス 差動出力バッファ
US9513655B1 (en) * 2015-11-24 2016-12-06 Omnivision Technologies, Inc. Interface circuit with variable output swing and open termination mode for transmitting signals
US9431094B1 (en) * 2016-01-04 2016-08-30 Micron Technology, Inc. Input buffer
CN106505953B (zh) * 2016-07-05 2019-03-22 络达科技股份有限公司 运算放大器电路
CN108257566A (zh) * 2018-01-23 2018-07-06 深圳市华星光电技术有限公司 源极驱动电路及液晶显示驱动电路
JP2021175116A (ja) 2020-04-27 2021-11-01 ソニーセミコンダクタソリューションズ株式会社 半導体装置
KR20210143061A (ko) * 2020-05-19 2021-11-26 에스케이하이닉스 주식회사 출력 구동 회로
US11799482B2 (en) 2020-06-29 2023-10-24 SK Hynix Inc. Interface circuit and semiconductor output circuit device
KR102521572B1 (ko) 2021-01-28 2023-04-13 에스케이하이닉스 주식회사 정전기 방전 회로 및 정전기 방전 제어 시스템
US11462900B2 (en) * 2020-12-07 2022-10-04 Amazing Microelectronic Corp. Bus driving device
CN120853521A (zh) * 2025-09-23 2025-10-28 惠科股份有限公司 栅极驱动电路和显示面板

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3334548B2 (ja) * 1997-03-21 2002-10-15 ヤマハ株式会社 定電流駆動回路
US6111431A (en) * 1998-05-14 2000-08-29 National Semiconductor Corporation LVDS driver for backplane applications
JP3202196B2 (ja) * 1998-08-25 2001-08-27 沖電気工業株式会社 出力回路と入力回路
US7129756B2 (en) * 2001-12-07 2006-10-31 Thine Electronics, Inc. Semiconductor integrated circuit
US6600346B1 (en) * 2002-07-30 2003-07-29 National Semiconductor Corporation Low voltage differential swing (LVDS) signal driver circuit with low PVT and load sensitivity
JP2006060320A (ja) * 2004-08-17 2006-03-02 Sony Corp 差動信号駆動回路及び差動信号駆動方法
CN100574109C (zh) * 2005-11-24 2009-12-23 威盛电子股份有限公司 压控震荡器的相关方法与技术
JP4858959B2 (ja) * 2006-06-06 2012-01-18 ルネサスエレクトロニクス株式会社 差動信号駆動回路及び差動信号駆動方法
JP2008182418A (ja) * 2007-01-24 2008-08-07 Sharp Corp 半導体集積回路

Also Published As

Publication number Publication date
US7880512B2 (en) 2011-02-01
US20090160496A1 (en) 2009-06-25
JP2009152944A (ja) 2009-07-09
CN101465644B (zh) 2014-05-07
CN101465644A (zh) 2009-06-24

Similar Documents

Publication Publication Date Title
JP5074914B2 (ja) 出力ドライバ回路
JP6782614B2 (ja) 出力回路及び液晶表示装置のデータドライバ
JP4103468B2 (ja) 差動回路と増幅回路及び該増幅回路を用いた表示装置
US7952388B1 (en) Semiconductor device
US8476977B2 (en) LCD driving circuit using operational amplifier and LCD display apparatus using the same
US9455690B2 (en) Half-power buffer and/or amplifier
CN101989842A (zh) 运算放大器和使用运算放大器的半导体器件
US7459967B2 (en) Differential amplifier, digital-to-analog converter and display device
US7564392B2 (en) Decoder circuit
JP7443420B2 (ja) レベルシフト回路
JP6399938B2 (ja) 差動出力バッファ
JP4851192B2 (ja) 差動信号受信回路
US7626428B2 (en) Buffer circuit with reduced power consumption
JP5021501B2 (ja) 出力ドライバ回路
JP2005311790A (ja) 信号レベル変換回路および該回路を用いた液晶表示装置
JP2000151408A (ja) 電流セル及びこれを用いたディジタル／アナログ変換器
JP4695621B2 (ja) 半導体回路
JP2005328464A (ja) 増幅器及びこれを用いた液晶ディスプレイ装置
US20080018385A1 (en) Electric power circuit for driving display panel
JP5520192B2 (ja) 電圧電流変換回路
JP5203809B2 (ja) 電流ミラー回路

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100820

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120518

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120529

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120730

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120821

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120824

R150 Certificate of patent or registration of utility model

Ref document number: 5074914

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150831

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees