JP4997824B2 - 半導体装置およびデータ記憶装置 - Google Patents

半導体装置およびデータ記憶装置 Download PDF

Info

Publication number
JP4997824B2
JP4997824B2 JP2006138120A JP2006138120A JP4997824B2 JP 4997824 B2 JP4997824 B2 JP 4997824B2 JP 2006138120 A JP2006138120 A JP 2006138120A JP 2006138120 A JP2006138120 A JP 2006138120A JP 4997824 B2 JP4997824 B2 JP 4997824B2
Authority
JP
Japan
Prior art keywords
data
register
scan
output
scan register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006138120A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007184068A (ja
JP2007184068A5 (https=
Inventor
勝也 中島
一弘 鈴木
智 山川
利幸 西原
幸寿 常田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2006138120A priority Critical patent/JP4997824B2/ja
Priority to US11/607,029 priority patent/US7565588B2/en
Priority to KR1020060121701A priority patent/KR20070059979A/ko
Publication of JP2007184068A publication Critical patent/JP2007184068A/ja
Publication of JP2007184068A5 publication Critical patent/JP2007184068A5/ja
Application granted granted Critical
Publication of JP4997824B2 publication Critical patent/JP4997824B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1036—Read-write modes for single port memories, i.e. having either a random port or a serial port using data shift registers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
    • G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/10—Programming or data input circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C16/00—Erasable programmable read-only memories
    • G11C16/02—Erasable programmable read-only memories electrically programmable
    • G11C16/06—Auxiliary circuits, e.g. for writing into memory
    • G11C16/26—Sensing or reading circuits; Data output circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1015—Read-write modes for single port memories, i.e. having either a random port or a serial port
    • G11C7/1039—Read-write modes for single port memories, i.e. having either a random port or a serial port using pipelining techniques, i.e. using latches between functional memory parts, e.g. row/column decoders, I/O buffers, sense amplifiers
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C2216/00—Indexing scheme relating to G11C16/00 and subgroups, for features not directly covered by these groups
    • G11C2216/12—Reading and writing aspects of erasable programmable read-only memories
    • G11C2216/14—Circuits or methods to write a page or sector of information simultaneously into a nonvolatile memory, typically a complete row or word line in flash memory
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
    • G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
    • G11C29/846—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability by choosing redundant lines at an output stage

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Read Only Memory (AREA)
JP2006138120A 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置 Expired - Fee Related JP4997824B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2006138120A JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置
US11/607,029 US7565588B2 (en) 2005-12-07 2006-12-01 Semiconductor device and data storage apparatus
KR1020060121701A KR20070059979A (ko) 2005-12-07 2006-12-04 반도체 장치 및 데이터 기억장치

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005354063 2005-12-07
JP2005354063 2005-12-07
JP2006138120A JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置

Publications (3)

Publication Number Publication Date
JP2007184068A JP2007184068A (ja) 2007-07-19
JP2007184068A5 JP2007184068A5 (https=) 2009-04-30
JP4997824B2 true JP4997824B2 (ja) 2012-08-08

Family

ID=38120184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006138120A Expired - Fee Related JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置

Country Status (3)

Country Link
US (1) US7565588B2 (https=)
JP (1) JP4997824B2 (https=)
KR (1) KR20070059979A (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7393739B2 (en) * 2006-08-30 2008-07-01 International Business Machines Corporation Demultiplexers using transistors for accessing memory cell arrays
WO2009079014A1 (en) * 2007-12-18 2009-06-25 President And Fellows Of Harvard College Nand implementation for high bandwidth applications
US8243532B2 (en) * 2010-02-09 2012-08-14 Infineon Technologies Ag NVM overlapping write method
US8438433B2 (en) * 2010-09-21 2013-05-07 Qualcomm Incorporated Registers with full scan capability
JP2014049173A (ja) * 2012-09-04 2014-03-17 Toshiba Corp 半導体記憶装置
KR102324537B1 (ko) * 2015-06-12 2021-11-09 삼성전자주식회사 출력 피크 전류를 분산할 수 있는 이미지 센서와 이를 포함하는 이미지 처리 시스템

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62248312A (ja) * 1986-04-21 1987-10-29 Nec Corp 直列並列変換回路
JP2500740B2 (ja) * 1993-04-06 1996-05-29 日本電気株式会社 デュアルポ―トメモリ
JP4204685B2 (ja) * 1999-01-19 2009-01-07 株式会社ルネサステクノロジ 同期型半導体記憶装置
JP4078810B2 (ja) * 2001-03-28 2008-04-23 コニカミノルタビジネステクノロジーズ株式会社 画像処理装置および画像処理システム
KR100418522B1 (ko) * 2001-06-11 2004-02-14 삼성전자주식회사 이동가능한 스페어 메모리 어레이 어드레스를 갖는 불휘발성 반도체 메모리 장치 및 그에 따른 리드방법
JP3625466B2 (ja) * 2003-06-30 2005-03-02 株式会社東芝 半導体装置
US7461242B2 (en) * 2005-11-03 2008-12-02 Ati Technologies Ulc Method and apparatus for providing context switching of logic in an integrated circuit using test scan circuitry

Also Published As

Publication number Publication date
JP2007184068A (ja) 2007-07-19
US20070130488A1 (en) 2007-06-07
US7565588B2 (en) 2009-07-21
KR20070059979A (ko) 2007-06-12

Similar Documents

Publication Publication Date Title
KR100476923B1 (ko) 듀얼 레지스터들을 갖는 페이지 버퍼가 구비된 메모리장치들 및 그것의 사용 방법
KR100551646B1 (ko) 페이지 복사 기능을 갖는 반도체 기억 장치
US7692966B2 (en) Nonvolatile semiconductor memory device having assist gate
CN104200839B (zh) 半导体集成电路
EP1310963B1 (en) Semiconductor memory device
KR20120138823A (ko) 비휘발성 메모리 직렬 코어 구조
US7729178B2 (en) Non-volatile semiconductor memory device
KR100806119B1 (ko) 플래시 메모리 장치 및 플래시 메모리 장치의 멀티-페이지프로그램 방법
KR101098708B1 (ko) 전기 축적층과 제어 게이트를 구비한 비휘발성 반도체 기억 장치
JP5020588B2 (ja) ページバッファ及びその駆動方法、並びにこれを具備した不揮発性メモリ装置
JP4997824B2 (ja) 半導体装置およびデータ記憶装置
JP2008090998A (ja) フラッシュメモリ素子及びその読出し方法
JP5319572B2 (ja) メモリ装置
US8842474B2 (en) Nonvolatile memory device and nonvolatile memory system including the same
KR100675517B1 (ko) 시리얼 플래쉬 메모리 장치 및 프리차아지 방법
JP2009163857A (ja) 不揮発性半導体記憶装置
JP4012144B2 (ja) 半導体記憶装置
JP2542110B2 (ja) 不揮発性半導体記憶装置
CN114863980B (zh) 半导体装置及连续读出方法
JP2001118394A (ja) 電気的に消去／プログラム可能な不揮発性メモリのページモード書込み方法、ならびに対応するメモリの構成
JP4833073B2 (ja) 半導体装置及びデータ読み出し方法
JP2006331476A (ja) 不揮発性半導体記憶装置
KR100698341B1 (ko) 반도체 기억 장치
KR20100097397A (ko) 불휘발성 메모리 소자
KR100783999B1 (ko) 불휘발성 메모리 장치의 독출 방법

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090317

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20090317

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20111025

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20111108

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120104

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120417

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120430

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150525

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees