JP2007184068A5 - - Google Patents

Download PDF

Info

Publication number
JP2007184068A5
JP2007184068A5 JP2006138120A JP2006138120A JP2007184068A5 JP 2007184068 A5 JP2007184068 A5 JP 2007184068A5 JP 2006138120 A JP2006138120 A JP 2006138120A JP 2006138120 A JP2006138120 A JP 2006138120A JP 2007184068 A5 JP2007184068 A5 JP 2007184068A5
Authority
JP
Japan
Prior art keywords
register
data
output
scan
multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006138120A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007184068A (ja
JP4997824B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2006138120A priority Critical patent/JP4997824B2/ja
Priority claimed from JP2006138120A external-priority patent/JP4997824B2/ja
Priority to US11/607,029 priority patent/US7565588B2/en
Priority to KR1020060121701A priority patent/KR20070059979A/ko
Publication of JP2007184068A publication Critical patent/JP2007184068A/ja
Publication of JP2007184068A5 publication Critical patent/JP2007184068A5/ja
Application granted granted Critical
Publication of JP4997824B2 publication Critical patent/JP4997824B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2006138120A 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置 Expired - Fee Related JP4997824B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2006138120A JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置
US11/607,029 US7565588B2 (en) 2005-12-07 2006-12-01 Semiconductor device and data storage apparatus
KR1020060121701A KR20070059979A (ko) 2005-12-07 2006-12-04 반도체 장치 및 데이터 기억장치

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005354063 2005-12-07
JP2005354063 2005-12-07
JP2006138120A JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置

Publications (3)

Publication Number Publication Date
JP2007184068A JP2007184068A (ja) 2007-07-19
JP2007184068A5 true JP2007184068A5 (https=) 2009-04-30
JP4997824B2 JP4997824B2 (ja) 2012-08-08

Family

ID=38120184

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006138120A Expired - Fee Related JP4997824B2 (ja) 2005-12-07 2006-05-17 半導体装置およびデータ記憶装置

Country Status (3)

Country Link
US (1) US7565588B2 (https=)
JP (1) JP4997824B2 (https=)
KR (1) KR20070059979A (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7393739B2 (en) * 2006-08-30 2008-07-01 International Business Machines Corporation Demultiplexers using transistors for accessing memory cell arrays
WO2009079014A1 (en) * 2007-12-18 2009-06-25 President And Fellows Of Harvard College Nand implementation for high bandwidth applications
US8243532B2 (en) * 2010-02-09 2012-08-14 Infineon Technologies Ag NVM overlapping write method
US8438433B2 (en) * 2010-09-21 2013-05-07 Qualcomm Incorporated Registers with full scan capability
JP2014049173A (ja) * 2012-09-04 2014-03-17 Toshiba Corp 半導体記憶装置
KR102324537B1 (ko) * 2015-06-12 2021-11-09 삼성전자주식회사 출력 피크 전류를 분산할 수 있는 이미지 센서와 이를 포함하는 이미지 처리 시스템

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62248312A (ja) * 1986-04-21 1987-10-29 Nec Corp 直列並列変換回路
JP2500740B2 (ja) * 1993-04-06 1996-05-29 日本電気株式会社 デュアルポ―トメモリ
JP4204685B2 (ja) * 1999-01-19 2009-01-07 株式会社ルネサステクノロジ 同期型半導体記憶装置
JP4078810B2 (ja) * 2001-03-28 2008-04-23 コニカミノルタビジネステクノロジーズ株式会社 画像処理装置および画像処理システム
KR100418522B1 (ko) * 2001-06-11 2004-02-14 삼성전자주식회사 이동가능한 스페어 메모리 어레이 어드레스를 갖는 불휘발성 반도체 메모리 장치 및 그에 따른 리드방법
JP3625466B2 (ja) * 2003-06-30 2005-03-02 株式会社東芝 半導体装置
US7461242B2 (en) * 2005-11-03 2008-12-02 Ati Technologies Ulc Method and apparatus for providing context switching of logic in an integrated circuit using test scan circuitry

Similar Documents

Publication Publication Date Title
US11955204B2 (en) Apparatuses and methods for concurrently accessing different memory planes of a memory
TW507213B (en) An embedded dram architecture with local data drivers and programmable number of data read and data write lines
US6928590B2 (en) Memory device and method for storing bits in non-adjacent storage locations in a memory array
WO2013062596A1 (en) Row shifting shiftable memory
WO2008002513A3 (en) Integrated circuit having memory array including ecc and/or column redundancy, and method of programming, controlling and/or operating same
CN1928919B (zh) 微区块启动存储器的自动检测
JP2009016037A (ja) 高い冗長効率を有するフラッシュメモリ、集積回路メモリ装置、およびフラッシュメモリ装置の駆動方法
KR101452957B1 (ko) 리드 와일 라이트 동작시 커플링 노이즈를 방지할 수 있는상 변화 메모리 장치
US20200278923A1 (en) Multi-dimensional accesses in memory
CN102610271A (zh) 有字线段访问的存储器
JP2003151280A5 (https=)
US20120124451A1 (en) Optimizing the size of memory devices used for error correction code storage
JP2007184068A5 (https=)
KR20200049564A (ko) 메모리 위치에 액세스하기 위한 장치 및 방법
JP2007286892A (ja) メモリコントローラおよびフラッシュメモリシステム
KR100953044B1 (ko) 불휘발성 메모리 장치의 프로그램 방법
KR101884190B1 (ko) 다수의 기록 포트를 갖는 메모리
JP4997824B2 (ja) 半導体装置およびデータ記憶装置
JP4641338B2 (ja) 不揮発性半導体記憶装置及びシステム
US20140269073A1 (en) Semiconductor memory device
JP2024517141A5 (https=)
US7565597B1 (en) Fast parity scan of memory arrays
CN114300008A (zh) 一种动态可重构的ram读写方式
JP2008077768A5 (https=)
TWI828108B (zh) 應用於記憶體定址的資料路徑架構之記憶體