JP4932856B2 - 集積回路の動作パラメータを調整するための装置及び方法 - Google Patents

集積回路の動作パラメータを調整するための装置及び方法 Download PDF

Info

Publication number
JP4932856B2
JP4932856B2 JP2008557438A JP2008557438A JP4932856B2 JP 4932856 B2 JP4932856 B2 JP 4932856B2 JP 2008557438 A JP2008557438 A JP 2008557438A JP 2008557438 A JP2008557438 A JP 2008557438A JP 4932856 B2 JP4932856 B2 JP 4932856B2
Authority
JP
Japan
Prior art keywords
memory
speed
shift register
integrated circuit
logic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008557438A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009528635A (ja
JP2009528635A5 (enExample
Inventor
エイ． ケレシ、クァダー
ディ． バーネット、ジェームズ
エム． ヒグマン、ジャック
ジュウ、トマス
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
NXP USA Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NXP USA Inc filed Critical NXP USA Inc
Publication of JP2009528635A publication Critical patent/JP2009528635A/ja
Publication of JP2009528635A5 publication Critical patent/JP2009528635A5/ja
Application granted granted Critical
Publication of JP4932856B2 publication Critical patent/JP4932856B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/325—Power saving in peripheral device
    • G06F1/3275—Power saving in memory, e.g. RAM, cache
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management 
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Dram (AREA)
  • Power Sources (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2008557438A 2006-03-02 2007-01-29 集積回路の動作パラメータを調整するための装置及び方法 Expired - Fee Related JP4932856B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/366,286 US7483327B2 (en) 2006-03-02 2006-03-02 Apparatus and method for adjusting an operating parameter of an integrated circuit
US11/366,286 2006-03-02
PCT/US2007/061189 WO2007117745A2 (en) 2006-03-02 2007-01-29 Apparatus and method for adjusting an operating parameter of an integrated circuit

Publications (3)

Publication Number Publication Date
JP2009528635A JP2009528635A (ja) 2009-08-06
JP2009528635A5 JP2009528635A5 (enExample) 2010-03-18
JP4932856B2 true JP4932856B2 (ja) 2012-05-16

Family

ID=38519422

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008557438A Expired - Fee Related JP4932856B2 (ja) 2006-03-02 2007-01-29 集積回路の動作パラメータを調整するための装置及び方法

Country Status (6)

Country Link
US (1) US7483327B2 (enExample)
EP (1) EP1994420B1 (enExample)
JP (1) JP4932856B2 (enExample)
KR (1) KR101367063B1 (enExample)
TW (1) TWI459403B (enExample)
WO (1) WO2007117745A2 (enExample)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7639531B2 (en) * 2006-05-15 2009-12-29 Apple Inc. Dynamic cell bit resolution
US7551486B2 (en) * 2006-05-15 2009-06-23 Apple Inc. Iterative memory cell charging based on reference cell value
US7911834B2 (en) * 2006-05-15 2011-03-22 Apple Inc. Analog interface for a flash memory die
US7701797B2 (en) * 2006-05-15 2010-04-20 Apple Inc. Two levels of voltage regulation supplied for logic and data programming voltage of a memory device
US7511646B2 (en) * 2006-05-15 2009-03-31 Apple Inc. Use of 8-bit or higher A/D for NAND cell value
US7568135B2 (en) * 2006-05-15 2009-07-28 Apple Inc. Use of alternative value in cell detection
US8000134B2 (en) 2006-05-15 2011-08-16 Apple Inc. Off-die charge pump that supplies multiple flash devices
US7639542B2 (en) * 2006-05-15 2009-12-29 Apple Inc. Maintenance operations for multi-level data storage cells
US7852690B2 (en) * 2006-05-15 2010-12-14 Apple Inc. Multi-chip package for a flash memory
US7613043B2 (en) * 2006-05-15 2009-11-03 Apple Inc. Shifting reference values to account for voltage sag
US7546410B2 (en) * 2006-07-26 2009-06-09 International Business Machines Corporation Self timed memory chip having an apportionable data bus
US8050781B2 (en) * 2007-06-29 2011-11-01 Emulex Design & Manufacturing Corporation Systems and methods for ASIC power consumption reduction
JP5228468B2 (ja) * 2007-12-17 2013-07-03 富士通セミコンダクター株式会社 システム装置およびシステム装置の動作方法
US7684263B2 (en) * 2008-01-17 2010-03-23 International Business Machines Corporation Method and circuit for implementing enhanced SRAM write and read performance ring oscillator
US7852692B2 (en) * 2008-06-30 2010-12-14 Freescale Semiconductor, Inc. Memory operation testing
US8909957B2 (en) * 2010-11-04 2014-12-09 Lenovo Enterprise Solutions (Singapore) Pte. Ltd. Dynamic voltage adjustment to computer system memory
KR20130021175A (ko) 2011-08-22 2013-03-05 삼성전자주식회사 메모리 장치 및 이를 포함하는 장치들
US8717831B2 (en) 2012-04-30 2014-05-06 Hewlett-Packard Development Company, L.P. Memory circuit
US9105328B2 (en) * 2012-07-31 2015-08-11 Taiwan Semiconductor Manufacturing Company, Ltd. Tracking signals in memory write or read operation
EP2932506A4 (en) * 2012-12-11 2016-08-10 Hewlett Packard Entpr Dev Lp DATA OPERATION IN A SHIFT REGISTER CYCLE
EP2932505A4 (en) 2013-03-28 2016-08-10 Hewlett Packard Entpr Dev Lp DEVICE AND METHOD FOR READING A MEMORY DEVICE
KR20150043122A (ko) * 2013-10-14 2015-04-22 에스케이하이닉스 주식회사 반도체 장치
US9858217B1 (en) * 2016-06-29 2018-01-02 Qualcomm Incorporated Within-die special oscillator for tracking SRAM memory performance with global process variation, voltage and temperature
US11196574B2 (en) * 2017-08-17 2021-12-07 Taiwan Semiconductor Manufacturing Company, Ltd. Physically unclonable function (PUF) generation
US11294678B2 (en) 2018-05-29 2022-04-05 Advanced Micro Devices, Inc. Scheduler queue assignment
US11334384B2 (en) * 2019-12-10 2022-05-17 Advanced Micro Devices, Inc. Scheduler queue assignment burst mode
KR20220022618A (ko) 2020-08-19 2022-02-28 에스케이하이닉스 주식회사 클록 모니터링 회로
US11948000B2 (en) 2020-10-27 2024-04-02 Advanced Micro Devices, Inc. Gang scheduling for low-latency task synchronization
CN114705973B (zh) * 2022-06-01 2022-11-11 北京航空航天大学杭州创新研究院 非侵入式的复杂环境集成电路老化监测方法

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04190389A (ja) * 1990-11-26 1992-07-08 Hitachi Ltd 画像表示装置のルックアップテーブル書換え方式
JP2002244917A (ja) * 2001-02-15 2002-08-30 Matsushita Electric Ind Co Ltd アクセス管理装置、およびプログラム

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4326269A (en) * 1980-06-09 1982-04-20 General Electric Company One bit memory for bipolar signals
JP3609868B2 (ja) 1995-05-30 2005-01-12 株式会社ルネサステクノロジ スタティック型半導体記憶装置
US5978929A (en) * 1997-03-20 1999-11-02 International Business Machines Corporation Computer unit responsive to difference between external clock period and circuit characteristic period
JP2001034530A (ja) * 1999-07-16 2001-02-09 Mitsubishi Electric Corp マイクロコンピュータおよびメモリアクセス制御方法
US6327224B1 (en) 2000-06-16 2001-12-04 International Business Machines Corporation On-chip method for measuring access time and data-pin spread
US6269043B1 (en) * 2000-07-31 2001-07-31 Cisco Technology, Inc. Power conservation system employing a snooze mode
US6483754B1 (en) 2001-05-16 2002-11-19 Lsi Logic Corporation Self-time scheme to reduce cycle time for memories
JP4894095B2 (ja) * 2001-06-15 2012-03-07 富士通セミコンダクター株式会社 半導体記憶装置
US6901027B2 (en) * 2002-04-30 2005-05-31 Sony Corporation Apparatus for processing data, memory bank used therefor, semiconductor device, and method for reading out pixel data
US6985375B2 (en) * 2003-06-11 2006-01-10 Micron Technology, Inc. Adjusting the frequency of an oscillator for use in a resistive sense amp
JP4025260B2 (ja) * 2003-08-14 2007-12-19 株式会社東芝 スケジューリング方法および情報処理システム
JP4198644B2 (ja) 2004-06-21 2008-12-17 富士通マイクロエレクトロニクス株式会社 半導体集積回路
US7409315B2 (en) 2004-06-28 2008-08-05 Broadcom Corporation On-board performance monitor and power control system
US7327185B2 (en) * 2004-11-02 2008-02-05 Texas Instruments Incorporated Selectable application of offset to dynamically controlled voltage supply

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04190389A (ja) * 1990-11-26 1992-07-08 Hitachi Ltd 画像表示装置のルックアップテーブル書換え方式
JP2002244917A (ja) * 2001-02-15 2002-08-30 Matsushita Electric Ind Co Ltd アクセス管理装置、およびプログラム

Also Published As

Publication number Publication date
KR101367063B1 (ko) 2014-02-24
EP1994420B1 (en) 2016-09-28
WO2007117745A2 (en) 2007-10-18
KR20080100474A (ko) 2008-11-18
US7483327B2 (en) 2009-01-27
JP2009528635A (ja) 2009-08-06
TW200739604A (en) 2007-10-16
WO2007117745A3 (en) 2008-05-22
TWI459403B (zh) 2014-11-01
EP1994420A4 (en) 2013-06-05
US20070220388A1 (en) 2007-09-20
EP1994420A2 (en) 2008-11-26

Similar Documents

Publication Publication Date Title
JP4932856B2 (ja) 集積回路の動作パラメータを調整するための装置及び方法
US6178133B1 (en) Method and system for accessing rows in multiple memory banks within an integrated circuit
US6384674B2 (en) Semiconductor device having hierarchical power supply line structure improved in operating speed
CN110739014B (zh) 具有信号控制机制的存储器装置和存储器装置的操作方法
KR102722737B1 (ko) 구성 가능한 메모리 어레이 뱅크 아키텍처를 위한 장치 및 방법
US8134877B2 (en) Semiconductor device having delay control circuit
US20120113732A1 (en) Pseudo-open drain type output driver having de-emphasis function, semiconductor memory device, and control method thereof
JP2012164416A (ja) 行および列へのアクセス動作を同期させるための方法および装置
US20100074035A1 (en) Semiconductor memory device
CN110993002A (zh) 用于改进动态随机存取存储器(dram)中组件可靠性的系统和方法
CN100543872C (zh) 调节半导体存储器装置中转换速率的装置与方法
KR100719377B1 (ko) 데이터 패턴을 읽는 반도체 메모리 장치
US7746098B2 (en) Termination switching based on data rate
US9047936B2 (en) Memory device having control circuitry for write tracking using feedback-based controller
TWI455147B (zh) 具時脈化感測放大器之記憶體
US9478262B2 (en) Semiconductor device including input/output circuit
US11775295B2 (en) Processing-in-memory (PIM) devices
US20070036006A1 (en) System and method for mode register control of data bus operating mode and impedance
KR102729765B1 (ko) 메모리 장치에서 통합 카운터
US7755954B2 (en) Data I/O control signal generating circuit in a semiconductor memory apparatus
JPH09180443A (ja) 半導体メモリ回路
US6246633B1 (en) Semiconductor memory device permitting stabilized operation and high-speed access
US20140071783A1 (en) Memory device with clock generation based on segmented address change detection
JP2020004472A (ja) 半導体記憶装置およびデータ書き込み方法
JP2002230979A (ja) 半導体メモリおよびその制御回路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100127

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100127

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110824

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20111124

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120117

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120215

R150 Certificate of patent or registration of utility model

Ref document number: 4932856

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150224

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees