JP4732131B2 - 同期回路システム - Google Patents

同期回路システム Download PDF

Info

Publication number
JP4732131B2
JP4732131B2 JP2005321682A JP2005321682A JP4732131B2 JP 4732131 B2 JP4732131 B2 JP 4732131B2 JP 2005321682 A JP2005321682 A JP 2005321682A JP 2005321682 A JP2005321682 A JP 2005321682A JP 4732131 B2 JP4732131 B2 JP 4732131B2
Authority
JP
Japan
Prior art keywords
output
buffer
timing
circuit
shows
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2005321682A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007129601A (ja
JP2007129601A5 (https=
Inventor
正則 菊池
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2005321682A priority Critical patent/JP4732131B2/ja
Publication of JP2007129601A publication Critical patent/JP2007129601A/ja
Publication of JP2007129601A5 publication Critical patent/JP2007129601A5/ja
Application granted granted Critical
Publication of JP4732131B2 publication Critical patent/JP4732131B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Logic Circuits (AREA)
JP2005321682A 2005-11-07 2005-11-07 同期回路システム Expired - Fee Related JP4732131B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005321682A JP4732131B2 (ja) 2005-11-07 2005-11-07 同期回路システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005321682A JP4732131B2 (ja) 2005-11-07 2005-11-07 同期回路システム

Publications (3)

Publication Number Publication Date
JP2007129601A JP2007129601A (ja) 2007-05-24
JP2007129601A5 JP2007129601A5 (https=) 2008-12-18
JP4732131B2 true JP4732131B2 (ja) 2011-07-27

Family

ID=38151873

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005321682A Expired - Fee Related JP4732131B2 (ja) 2005-11-07 2005-11-07 同期回路システム

Country Status (1)

Country Link
JP (1) JP4732131B2 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8856578B2 (en) 2010-08-20 2014-10-07 Fujitsu Semiconductor Limited Integrated circuit device including skew adjustment circuit and skew adjustment method
US20160162214A1 (en) * 2014-12-08 2016-06-09 James A McCall Adjustable low swing memory interface

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3405778B2 (ja) * 1993-09-09 2003-05-12 セイレイ工業株式会社 コンバインの前処理装置
JPH0879048A (ja) * 1994-09-07 1996-03-22 Nec Eng Ltd 出力バッファ
JPH08186480A (ja) * 1994-12-28 1996-07-16 Nippon Seiki Co Ltd 半導体集積回路装置
JPH0993108A (ja) * 1995-09-28 1997-04-04 Toshiba Corp 入出力（ｉ／ｏ）バッファ回路
JP2000307395A (ja) * 1999-04-22 2000-11-02 Konica Corp 同期回路システム
JP2004334271A (ja) * 2003-04-30 2004-11-25 Fujitsu Ltd 半導体装置及びその設計方法

Also Published As

Publication number Publication date
JP2007129601A (ja) 2007-05-24

Similar Documents

Publication Publication Date Title
EP0851581A2 (en) Flip-flop circuit
US20080127003A1 (en) Opposite-phase scheme for peak current reduction
JP2008249811A (ja) 液晶駆動回路、これを備える液晶表示装置及び駆動方法
KR100560644B1 (ko) 클럭 동기회로를 구비하는 집적회로장치
US7358774B2 (en) Output driver circuit with pre-emphasis function
US20040124893A1 (en) Same edge strobing for source synchronous bus systems
JP4732131B2 (ja) 同期回路システム
JP5030698B2 (ja) 半導体装置及びノイズ低減方法
JP4920065B2 (ja) 半導体集積回路
JP2005124037A (ja) データ伝送システム及びデータ伝送装置
JPWO2003084161A1 (ja) ドライバ駆動方法、ドライバ回路、ドライバを用いる伝送方法及び制御回路
KR20100064851A (ko) 지연라인
JP2013236246A (ja) 半導体装置、及びそのデータ転送方法
JP2828041B2 (ja) クロック分配方法及びクロック分配回路
JP2001056721A (ja) クロック分配回路
US7868680B2 (en) Semiconductor input/output control circuit
JP2004179321A (ja) 半導体装置
KR100744874B1 (ko) 기본 클록과 동조하여 제어 신호를 비활성화 및활성화시키는 제어 유닛
JP2009070980A (ja) 半導体集積回路
JPH10111743A (ja) 集積回路
JP2007209030A (ja) ドライバ回路装置及びドライバ駆動方法
JP2002014742A (ja) 位相シフト型クロックドライバー
JPH1091274A (ja) 半導体集積回路
JP2000013196A (ja) クロック選択回路
JP2014202992A (ja) 表示駆動回路及び表示装置

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081105

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20081105

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20090527

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20110223

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110412

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110420

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140428

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees